config-patches
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

configure for MIPS


From: Hon Cheong Leong
Subject: configure for MIPS
Date: Sun, 2 Oct 2016 17:14:31 +0800

Hi 

Could you help me to get pass this to build gdb, and gcc.

Thanks
Hon Cheong


If ./config.guess has already been updated, send the following data and any
information you think might be pertinent to address@hidden to
provide the necessary information to handle your system.

config.guess timestamp = 2016-09-11

uname -m = mips64el
uname -r = 2.6.32-0.54.ns6.mips64el
uname -s = Linux
uname -v = #1 SMP Wed Mar 25 12:22:39 CST 2015

/usr/bin/uname -p =
/bin/uname -X     =

hostinfo               =
/bin/universe          =
/usr/bin/arch -k       =
/bin/arch              = mips64el
/usr/bin/oslevel       =
/usr/convex/getsysinfo =

UNAME_MACHINE = mips64el
UNAME_RELEASE = 2.6.32-0.54.ns6.mips64el
UNAME_SYSTEM  = Linux
UNAME_VERSION = #1 SMP Wed Mar 25 12:22:39 CST 2015
configure: error: cannot guess build type; you must specify one

$ cat  /proc/cpuinfo
system type             : loongson3
processor               : 0
cpu model               : ICT Loongson-3B
model name              : ICT Loongson-3B V0.7  FPU V0.1
BogoMIPS                : 917.50
cpu MHz                 : 1146.87
wait instruction        : no
microsecond timers      : yes
tlb_entries             : 64
extra interrupt vector  : no
hardware watchpoint     : yes, count: 0, address/irw mask: []
ASEs implemented        :
shadow register sets    : 1
core                    : 0
VCED exceptions         : not available
VCEI exceptions         : not available
...
processor               : 15
cpu model               : ICT Loongson-3B
model name              : ICT Loongson-3B V0.7  FPU V0.1
BogoMIPS                : 919.55
cpu MHz                 : 1149.43
wait instruction        : no
microsecond timers      : yes
tlb_entries             : 64
extra interrupt vector  : no
hardware watchpoint     : yes, count: 0, address/irw mask: []
ASEs implemented        :
shadow register sets    : 1
core                    : 7
VCED exceptions         : not available
VCEI exceptions         : not available


reply via email to

[Prev in Thread] Current Thread [Next in Thread]