[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Get prerequisites from variable with name based on target name?
From: |
Anna Olsson |
Subject: |
Get prerequisites from variable with name based on target name? |
Date: |
Thu, 8 Sep 2005 11:07:52 +0200 |
I'm trying to do
something like this:
# BEGIN
Makefile
Targets = a b
a_sources = a.cpp b.cpp
a_libs = bepa
cepa
b_sources = c.cpp
b_libs = depa
libs = $(address@hidden)
sources =
$(address@hidden)
all : $(Targets)
$(Targets): % : $(%_libs)
@echo Target $@:
@echo libs: $(libs)
@echo sources:
$(sources)
@echo
#
build a lot of stuff here based on $(libs) and $(sources)
.PHONY: all $(Targets)
# END
Makefile
Calling 'make' for
this file will result in a correct listing of the sources and libs for each
target. The problem is that the prerequisites for targets seem to be the value
of the variable '%_libs' rather than the value of 'a_libs' for target 'a'
or 'b_libs' for target 'b', which of course was intended.
Is there any way of
making the prereqs evaluate '%' and construct the variable name correctly before
evaluating the variable?
BTW,
neither
nor
$(Targets): % :
$(libs)
does the
trick!
Hoping for
help!
/Anna
- Get prerequisites from variable with name based on target name?,
Anna Olsson <=