[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-arm] [PATCH v3 0/3] Add the generic ARM timer
From: |
Peter Maydell |
Subject: |
Re: [Qemu-arm] [PATCH v3 0/3] Add the generic ARM timer |
Date: |
Fri, 6 Jan 2017 12:07:21 +0000 |
On 20 December 2016 at 22:41, Alistair Francis
<address@hidden> wrote:
> These three patches and and connect the Generic ARM Timer. This includes
> support for dropping insecure writes and includes the ReadBase memory
> map.
Now reviewed. The really sticky bit I suspect is going to be
how we model the required connections between this and the
CPUs so that adjustments to the counter here update the
views the CPUs have of the counter value.
The other mandatory part of the system-level generic timer is
the CNTCTLBase frame (timer control), but I guess we can
leave that for later.
thanks
-- PMM
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- Re: [Qemu-arm] [PATCH v3 0/3] Add the generic ARM timer,
Peter Maydell <=