[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-arm] [PATCH 1/2] usb/ehci: Add SysBus EHCI device for Allwinne
|
From: |
Gerd Hoffmann |
|
Subject: |
Re: [Qemu-arm] [PATCH 1/2] usb/ehci: Add SysBus EHCI device for Allwinner SoCs |
|
Date: |
Tue, 07 Feb 2017 08:42:40 +0100 |
On Mo, 2017-01-30 at 21:59 +0800, Icenowy Zheng wrote:
> 2017年1月30日 16:19于 Gerd Hoffmann <address@hidden>写道：
> >
> > On So, 2017-01-29 at 09:00 +0800, Icenowy Zheng wrote:
> > > It uses a register map like the one in Exynos SoCs.
> > >
> > > Signed-off-by: Icenowy Zheng <address@hidden>
> >
> > I guess this goes through the arm queue?
>
> I don't know about the QEMU development process, sorry.
The question was for Peter who maintains the arm queue.
And as patch 2/2 (which clearly belongs to arm) depends on 1/2 it is
easier to just take both through the same queue even though 2/2 is a usb
patch.
cheers,
Gerd