[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [RISU PATCH 2/7] aarch64.risu: remove duplicate AdvSIMD Scala
|
From: |
Alex Bennée |
|
Subject: |
[Qemu-arm] [RISU PATCH 2/7] aarch64.risu: remove duplicate AdvSIMD Scalar 3 same block |
|
Date: |
Tue, 31 Oct 2017 14:54:39 +0000 |
A chunk of the AArch64 definitions repeat themselves. Clean that up.
Signed-off-by: Alex Bennée <address@hidden>
---
aarch64.risu | 22 ----------------------
1 file changed, 22 deletions(-)
diff --git a/aarch64.risu b/aarch64.risu
index 5e7ec59..c9f24cd 100644
--- a/aarch64.risu
+++ b/aarch64.risu
@@ -2165,28 +2165,6 @@ FCMGT A64_V 01 1 11110 1 size:1 1 rm:5 11100 1 rn:5
rd:5
FACGT A64_V 01 1 11110 1 size:1 1 rm:5 11101 1 rn:5 rd:5 \
!constraints { $size != 11; }
-CMTST A64_v 01 0 11110 size:2 1 rm:5 10001 1 rn:5 rd:5
-SQDMULH A64_v 01 0 11110 size:2 1 rm:5 10110 1 rn:5 rd:5
-FMULX A64_v 01 0 11110 0 size:1 1 rm:5 11011 1 rn:5 rd:5
-FCMEQ A64_v 01 0 11110 0 size:1 1 rm:5 11100 1 rn:5 rd:5
-FRECPS A64_v 01 0 11110 0 size:1 1 rm:5 11111 1 rn:5 rd:5
-FRSQRTS A64_v 01 0 11110 1 size:1 1 rm:5 11111 1 rn:5 rd:5
-UQADD A64_v 01 1 11110 size:2 1 rm:5 00001 1 rn:5 rd:5
-UQSUB A64_v 01 1 11110 size:2 1 rm:5 00101 1 rn:5 rd:5
-CMHI A64_v 01 1 11110 size:2 1 rm:5 00110 1 rn:5 rd:5
-CMHS A64_v 01 1 11110 size:2 1 rm:5 00111 1 rn:5 rd:5
-USHL A64_v 01 1 11110 size:2 1 rm:5 01000 1 rn:5 rd:5
-UQSHL A64_v 01 1 11110 size:2 1 rm:5 01001 1 rn:5 rd:5
-URSHL A64_v 01 1 11110 size:2 1 rm:5 01010 1 rn:5 rd:5
-UQRSHL A64_v 01 1 11110 size:2 1 rm:5 01011 1 rn:5 rd:5
-SUBv A64_v 01 1 11110 size:2 1 rm:5 10000 1 rn:5 rd:5
-CMEQ A64_v 01 1 11110 size:2 1 rm:5 10001 1 rn:5 rd:5
-SQRDMULH A64_v 01 1 11110 size:2 1 rm:5 10110 1 rn:5 rd:5
-FCMGE A64_v 01 1 11110 0 size:1 1 rm:5 11100 1 rn:5 rd:5
-FACGE A64_v 01 1 11110 0 size:1 1 rm:5 11101 1 rn:5 rd:5
-FABD A64_v 01 1 11110 1 size:1 1 rm:5 11010 1 rn:5 rd:5
-FCMGT A64_v 01 1 11110 1 size:1 1 rm:5 11100 1 rn:5 rd:5
-FACGT A64_v 01 1 11110 1 size:1 1 rm:5 11101 1 rn:5 rd:5
# C3.6.12 AdvSIMD scalar 2reg misc
CMGTzero A64_V 01 0 11110 size:2 10000 01000 10 rn:5 rd:5
--
2.14.2
- [Qemu-arm] [RISU PATCH 0/7] Add @Group support and some aarch64.risu cleanups, Alex Bennée, 2017/10/31
- [Qemu-arm] [RISU PATCH 6/7] risugen: support @GroupName in risu files, Alex Bennée, 2017/10/31
- [Qemu-arm] [RISU PATCH 4/7] aarch64.risu: update AdvancedSIMD across lanes, Alex Bennée, 2017/10/31
- [Qemu-arm] [RISU PATCH 2/7] aarch64.risu: remove duplicate AdvSIMD Scalar 3 same block,
Alex Bennée <=
- [Qemu-arm] [RISU PATCH 1/7] aarch64.risu: document naming conventions, Alex Bennée, 2017/10/31
- [Qemu-arm] [RISU PATCH 5/7] risugen/risugen_$arch: factor out instruction selection, Alex Bennée, 2017/10/31
- [Qemu-arm] [RISU PATCH 3/7] aarch64.risu: remove duplicate AdvSIMD scalar 2 reg misc block, Alex Bennée, 2017/10/31
- [Qemu-arm] [RISU PATCH 7/7] aarch64.risu: clean-up and annotate with groups, Alex Bennée, 2017/10/31