[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 8f06bf: tcg/mips: fix MIPS32(R2) detection
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] 8f06bf: tcg/mips: fix MIPS32(R2) detection |
Date: |
Tue, 25 Sep 2012 16:00:12 -0700 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: 8f06bf693dec29642255adcc2828bc6b7daa83d9
https://github.com/qemu/qemu/commit/8f06bf693dec29642255adcc2828bc6b7daa83d9
Author: Aurelien Jarno <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/mips/tcg-target.c
M tcg/mips/tcg-target.h
Log Message:
-----------
tcg/mips: fix MIPS32(R2) detection
Fix the MIPS32(R2) cpu detection so that it also works with
-march=octeon. Thanks to Andrew Pinski for the hint.
Cc: Andrew Pinski <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: 5a696f6ac0641f200cdd2dfe7a6fd397d48ea7bd
https://github.com/qemu/qemu/commit/5a696f6ac0641f200cdd2dfe7a6fd397d48ea7bd
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/README
Log Message:
-----------
tcg: Adjust descriptions of *cond opcodes
The README file documented the operand ordering of the tcg_gen_*
functions. Since we're documenting opcodes here, use the true
operand ordering.
Signed-off-by: Richard Henderson <address@hidden>
Cc: malc <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: 42ce3e2015b26df591e1d4c5aa1814fb8c45c36c
https://github.com/qemu/qemu/commit/42ce3e2015b26df591e1d4c5aa1814fb8c45c36c
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Emit ANDI as EXTU for appropriate constants
Note that andi_i64 failed to perform even the minimal
optimizations promised by the README.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: d81ada7fa43e588a24856da4bfcdcac020d8e25b
https://github.com/qemu/qemu/commit/d81ada7fa43e588a24856da4bfcdcac020d8e25b
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Optimize initial inputs for ori_i64
Copy the same optimizations from ori_i32.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: 6f3bb33eaa79570b7009f3704ca55c4f8296219f
https://github.com/qemu/qemu/commit/6f3bb33eaa79570b7009f3704ca55c4f8296219f
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Emit XORI as NOT for appropriate constants
Note that xori_i64 failed to perform even the minimal
optimizations promised by the README.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: 77276f6581b660a14bec069ec8d20f1280bddeb6
https://github.com/qemu/qemu/commit/77276f6581b660a14bec069ec8d20f1280bddeb6
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Implement concat*_i64 with deposit_i64
For tcg_gen_concat_i32_i64 we only use deposit if the host supports it.
For tcg_gen_concat32_i64 even if the host does not, as we get identical
code before and after.
Note that this relies on the ANDI -> EXTU patch for the identity claim.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: c552d6c038f7cf4058d1fd5987118ffd41e0e050
https://github.com/qemu/qemu/commit/c552d6c038f7cf4058d1fd5987118ffd41e0e050
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg.h
Log Message:
-----------
tcg: Add tcg_debug_assert
Like the C assert macro, except only enabled for CONFIG_DEBUG_TCG,
and without having to set _NDEBUG and disable all other asserts at
the same time.
The use of __builtin_unreachable (when available) gives the compiler
the same information, which may (or may not) help it optimize better.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: 717e70368bdc339d241f84aba00ed72d051e0236
https://github.com/qemu/qemu/commit/717e70368bdc339d241f84aba00ed72d051e0236
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Sanity check deposit inputs
Given these are constants, checking once here means everything
after can assume they're correct.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: 0a209d4bb119b92eb14b9afab55cef5bc0555554
https://github.com/qemu/qemu/commit/0a209d4bb119b92eb14b9afab55cef5bc0555554
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
M tcg/tcg.c
M tcg/tcg.h
Log Message:
-----------
tcg: Sanity check goto_tb input
Checking that we don't try for idx != [01] is trivial. Checking
that we don't issue more than one of any index requires a tad
more data and some ifdefs protecting that new variable.
Signed-off-by: Richard Henderson <address@hidden>
Cc: Max Filippov <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: a463133ee26b9172728476962eb9d411985b480f
https://github.com/qemu/qemu/commit/a463133ee26b9172728476962eb9d411985b480f
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Streamline movcond_i64 using 32-bit arithmetic
Avoiding 64-bit arithmetic (outside of the compare) reduces the
generated op count from 15 to 12, and the generated code size on
i686 from 105 to 88 bytes.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: a80a6b63e362cc8eda7aae5b4c3f9e4e49013d62
https://github.com/qemu/qemu/commit/a80a6b63e362cc8eda7aae5b4c3f9e4e49013d62
Author: Richard Henderson <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/tcg-op.h
Log Message:
-----------
tcg: Streamline movcond_i64 using movcond_i32
When movcond_i32 is available we can further reduce the generated
op count from 12 to 6, and the generated code size on i686 from
88 to 74 bytes.
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Commit: f813cb838f19ee8637d3c365659e6a6bb0c9c974
https://github.com/qemu/qemu/commit/f813cb838f19ee8637d3c365659e6a6bb0c9c974
Author: Aurelien Jarno <address@hidden>
Date: 2012-09-25 (Tue, 25 Sep 2012)
Changed paths:
M tcg/i386/tcg-target.c
Log Message:
-----------
tcg/i386: fix build with -march < i686
The movcond_i32 op has to be protected with TCG_TARGET_HAS_movcond_i32
to fix the build with -march < i686.
Thanks to Richard Henderson for the hint.
Reported-by: Alex Barcelo <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
Compare: https://github.com/qemu/qemu/compare/d3e8f9575311...f813cb838f19
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] 8f06bf: tcg/mips: fix MIPS32(R2) detection,
GitHub <=