[Qemu-devel] [PATCH][SPARC] Doubleword alignment for floating point instructions

[Aurelien Jarno]

Hi all,

According to the SPARC v8 manual, floating point instructions that
operate on doublewords should be aligned. The processor should
ignore the least significant bit of the register number, and may 
generate a trap.

Very few real CPU are actually generating a trap, so the attached patch
simply make the emulated CPU to ignore the smaller bit.

Note that on SPARC v9, this bit is actually used as the most significant
bit.

Bye,
Aurelien

-- 
  .''`.  Aurelien Jarno             | GPG: 1024D/F1BCDB73
 : :' :  Debian developer           | Electrical Engineer
 `. `'   address@hidden         | address@hidden
   `-    people.debian.org/~aurel32 | www.aurel32.net

sparc-qemu-double_ops.diff
Description: Text Data