qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH] Intel cache info


From: Filip Navara
Subject: Re: [Qemu-devel] [PATCH] Intel cache info
Date: Tue, 11 Sep 2007 09:20:04 +0200

Here it is, sorry for the delay.

Best regards,
Filip Navara

On 9/9/07, Thiemo Seufer <address@hidden > wrote:
Filip Navara wrote:
> Fix the CPUID function 2 to correctly report cache info for the particular
> processor. I chose the values closest to the ones reported in the AMD
> registers. This is important for operating systems that detect cache line
> width and later call CLFLUSH for each line. In the previous implementation
> the values didn't specify L2 cache line width and so Darwin endlessly looped
> trying to flush them.

No patch attached.


Thiemo

Attachment: qemu-cache-info.patch
Description: Binary data


reply via email to

[Prev in Thread] Current Thread [Next in Thread]