[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] Regression: segfault on ARM host
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] Regression: segfault on ARM host |
Date: |
Mon, 1 Mar 2010 22:33:51 +0100 |
User-agent: |
Mutt/1.5.18 (2008-05-17) |
While trying to implement setcond on TCG ARM, I have discovered it does
not work anymore. I have bisected this regression to:
commit 6113d6d3169393c323ac4c82d756a850145a5e7a
Author: Paolo Bonzini <address@hidden>
Date: Fri Jan 15 09:42:09 2010 +0100
change while to if
The while loop will be executed exactly 0 or 1 times, depending on
env->exit_request.
Signed-off-by: Paolo Bonzini <address@hidden>
Signed-off-by: Anthony Liguori <address@hidden>
The assertion is actually triggered. When the next patch removing the
assertion is also applied it segfaults instead.
The patch does not seem to be wrong. Moreover I have tried to debug the
problem, but I failed to as it looks like an Heisenbug. Compiling this
file with -O0 also fixes the problem.
Does someone have an idea?
--
Aurelien Jarno GPG: 1024D/F1BCDB73
address@hidden http://www.aurel32.net
- [Qemu-devel] Regression: segfault on ARM host,
Aurelien Jarno <=