[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 05/26] target-xtensa: implement RT0 group
From: |
Max Filippov |
Subject: |
[Qemu-devel] [PATCH 05/26] target-xtensa: implement RT0 group |
Date: |
Wed, 18 May 2011 02:32:31 +0400 |
NEG and ABS are the only members of RT0 group.
Signed-off-by: Max Filippov <address@hidden>
---
target-xtensa/translate.c | 19 +++++++++++++++++++
1 files changed, 19 insertions(+), 0 deletions(-)
diff --git a/target-xtensa/translate.c b/target-xtensa/translate.c
index d27a47c..41ac4f2 100644
--- a/target-xtensa/translate.c
+++ b/target-xtensa/translate.c
@@ -253,6 +253,25 @@ static void disas_xtensa_insn(DisasContext *dc)
break;
case 6: /*RT0*/
+ switch (RRR_S) {
+ case 0: /*NEG*/
+ tcg_gen_neg_i32(cpu_R[RRR_R], cpu_R[RRR_T]);
+ break;
+
+ case 1: /*ABS*/
+ {
+ int label = gen_new_label();
+ tcg_gen_mov_i32(cpu_R[RRR_R], cpu_R[RRR_T]);
+ tcg_gen_brcondi_i32(
+ TCG_COND_GE, cpu_R[RRR_R], 0, label);
+ tcg_gen_neg_i32(cpu_R[RRR_R], cpu_R[RRR_T]);
+ gen_set_label(label);
+ }
+ break;
+
+ default: /*reserved*/
+ break;
+ }
break;
case 7: /*reserved*/
--
1.7.3.4
- [Qemu-devel] [PATCH 00/26] target-xtensa: introduce new target architecture, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 01/26] target-xtensa: add target stubs, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 02/26] target-xtensa: add target to the configure script, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 03/26] target-xtensa: implement disas_xtensa_insn, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 04/26] target-xtensa: implement narrow instructions, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 05/26] target-xtensa: implement RT0 group,
Max Filippov <=
- [Qemu-devel] [PATCH 06/26] target-xtensa: add sample board, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 07/26] target-xtensa: implement conditional jumps, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 08/26] target-xtensa: implement JX/RET0/CALLX, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 09/26] target-xtensa: add special and user registers, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 10/26] target-xtensa: implement RST3 group, Max Filippov, 2011/05/17
- [Qemu-devel] [PATCH 11/26] target-xtensa: implement shifts (ST1 and RST1 groups), Max Filippov, 2011/05/17