[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 08/31] target-xtensa: implement JX/RET0/CALLX
From: |
Max Filippov |
Subject: |
[Qemu-devel] [PATCH v2 08/31] target-xtensa: implement JX/RET0/CALLX |
Date: |
Sun, 24 Jul 2011 21:10:46 +0400 |
Group SNM0 (indirect jumps and calls).
Signed-off-by: Max Filippov <address@hidden>
---
target-xtensa/translate.c | 43 +++++++++++++++++++++++++++++++++++++++++++
1 files changed, 43 insertions(+), 0 deletions(-)
diff --git a/target-xtensa/translate.c b/target-xtensa/translate.c
index c6ebb3d..400c995 100644
--- a/target-xtensa/translate.c
+++ b/target-xtensa/translate.c
@@ -248,6 +248,49 @@ static void disas_xtensa_insn(DisasContext *dc)
switch (RRR_R) {
case 0: /*SNM0*/
+ switch (CALLX_M) {
+ case 0: /*ILL*/
+ break;
+
+ case 1: /*reserved*/
+ break;
+
+ case 2: /*JR*/
+ switch (CALLX_N) {
+ case 0: /*RET*/
+ case 2: /*JX*/
+ gen_jump(dc, cpu_R[CALLX_S]);
+ break;
+
+ case 1: /*RETWw*/
+ HAS_OPTION(XTENSA_OPTION_WINDOWED_REGISTER);
+ break;
+
+ case 3: /*reserved*/
+ break;
+ }
+ break;
+
+ case 3: /*CALLX*/
+ switch (CALLX_N) {
+ case 0: /*CALLX0*/
+ {
+ TCGv_i32 tmp = tcg_temp_new_i32();
+ tcg_gen_mov_i32(tmp, cpu_R[CALLX_S]);
+ tcg_gen_movi_i32(cpu_R[0], dc->next_pc);
+ gen_jump(dc, tmp);
+ tcg_temp_free(tmp);
+ }
+ break;
+
+ case 1: /*CALLX4w*/
+ case 2: /*CALLX8w*/
+ case 3: /*CALLX12w*/
+ HAS_OPTION(XTENSA_OPTION_WINDOWED_REGISTER);
+ break;
+ }
+ break;
+ }
break;
case 1: /*MOVSPw*/
--
1.7.3.4
- [Qemu-devel] [PATCH v2 00/31] target-xtensa: new target architecture, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 01/31] target-xtensa: add target stubs, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 02/31] target-xtensa: add target to the configure script, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 03/31] target-xtensa: implement disas_xtensa_insn, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 04/31] target-xtensa: implement narrow instructions, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 05/31] target-xtensa: implement RT0 group, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 06/31] target-xtensa: add sample board, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 07/31] target-xtensa: implement conditional jumps, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 08/31] target-xtensa: implement JX/RET0/CALLX,
Max Filippov <=
- [Qemu-devel] [PATCH v2 09/31] target-xtensa: add special and user registers, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 10/31] target-xtensa: implement RST3 group, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 13/31] target-xtensa: mark reserved and TBD opcodes, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 15/31] target-xtensa: implement CACHE group, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 17/31] target-xtensa: implement exceptions, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 16/31] target-xtensa: add PS register and access control, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 18/31] target-xtensa: implement RST2 group (32 bit mul/div/rem), Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 20/31] target-xtensa: implement loop option, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 21/31] target-xtensa: implement extended L32R, Max Filippov, 2011/07/24
- [Qemu-devel] [PATCH v2 23/31] target-xtensa: implement SIMCALL, Max Filippov, 2011/07/24