[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 0/9] various arm fixes
From: |
Mark Langsdorf |
Subject: |
[Qemu-devel] [PATCH v3 0/9] various arm fixes |
Date: |
Tue, 27 Dec 2011 14:13:38 -0600 |
This is a collection of fixes and additions to the models for various ARM
devices. These changes are needed to support the forthcoming Calxeda
Highbank SoC model.
Makefile.target | 2 +
hw/a9mpcore.c | 45 +++++-
hw/arm11mpcore.c | 2 +-
hw/arm_gic.c | 46 ++++---
hw/arm_l2x0.c | 180 ++++++++++++++++++++++
hw/arm_timer.c | 24 +++-
hw/armv7m_nvic.c | 2 +-
hw/ide/ahci.c | 45 +++++-
hw/ide/ich.c | 4 +-
hw/realview_gic.c | 2 +-
hw/xgmac.c | 418 +++++++++++++++++++++++++++++++++++++++++++++++++++
target-arm/cpu.h | 1 +
target-arm/helper.c | 14 ++
13 files changed, 744 insertions(+), 41 deletions(-)
- [Qemu-devel] [PATCH v3 0/9] various arm fixes,
Mark Langsdorf <=
- [Qemu-devel] [PATCH v3 3/9] arm: add dummy v7 cp15 config_base_register, Mark Langsdorf, 2011/12/27
- [Qemu-devel] [PATCH v3 7/9] add L2x0/PL310 cache controller device, Mark Langsdorf, 2011/12/27
- [Qemu-devel] [PATCH v3 2/9] arm: Set frequencies for arm_timer, Mark Langsdorf, 2011/12/27
- [Qemu-devel] [PATCH v3 4/9] arm: add dummy gic security registers, Mark Langsdorf, 2011/12/27
- [Qemu-devel] [PATCH v3 1/9] arm: add missing scu registers, Mark Langsdorf, 2011/12/27
- [Qemu-devel] [PATCH v3 5/9] ahci: convert ahci_reset to use AHCIState, Mark Langsdorf, 2011/12/27