[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 6/6] Added SMP for Aarch64 Processors.
|
From: |
Peter Maydell |
|
Subject: |
Re: [Qemu-devel] [PATCH 6/6] Added SMP for Aarch64 Processors. |
|
Date: |
Sat, 29 Jun 2013 20:24:55 +0100 |
On 28 June 2013 13:11, Mian M. Hamayun <address@hidden> wrote:
> From: Alexander Spyridakis <address@hidden>
>
> AArch64 uses a cpu-release-addr memory location (defined in the dts) as
> a way to inform secondary CPUs where to jump to and enter their holding
> pen. Inject a very simple bootloader that polls this memory location,
> until the primary CPU sets it to the right address.
This and the previous patch are a bit heavy on the #ifdef TARGET_AARCH64.
I suspect the code could be restructured better to avoid that.
thanks
-- PMM
- [Qemu-devel] [PATCH 1/6] Added aarch64 configure support and default configuration, Mian M. Hamayun, 2013/06/28
- [Qemu-devel] [PATCH 4/6] Added the Versatile Express Machine Model for A57, Mian M. Hamayun, 2013/06/28
- [Qemu-devel] [PATCH 2/6] Added KVM Headers from KVM Tool, Mian M. Hamayun, 2013/06/28
- [Qemu-devel] [PATCH 5/6] Added Boot Support for Aarch64 Processor., Mian M. Hamayun, 2013/06/28
- [Qemu-devel] [PATCH 6/6] Added SMP for Aarch64 Processors., Mian M. Hamayun, 2013/06/28
- Re: [Qemu-devel] [PATCH 6/6] Added SMP for Aarch64 Processors.,
Peter Maydell <=
- [Qemu-devel] [PATCH 3/6] Added Aarch64 CPU Initialization, Get and Put Registers Support., Mian M. Hamayun, 2013/06/28
- Re: [Qemu-devel] [PATCH 3/6] Added Aarch64 CPU Initialization, Get and Put Registers Support., Peter Maydell, 2013/06/29
- Re: [Qemu-devel] [PATCH 1/6] Added aarch64 configure support and default configuration, Peter Maydell, 2013/06/29