[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [Patch] ARM: Add an L2 cache controller to KZM
From: |
Peter Chubb |
Subject: |
Re: [Qemu-devel] [Patch] ARM: Add an L2 cache controller to KZM |
Date: |
Tue, 06 Aug 2013 09:31:56 +1000 |
User-agent: |
Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM/1.14.9 (Gojō) APEL/10.8 EasyPG/1.0.0 Emacs/23.4 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO) |
>>>>> "Peter" == Peter Maydell <address@hidden> writes:
Peter> On 5 August 2013 02:21, Peter Chubb <address@hidden>
Peter> wrote:
>> Reads to unassigned memory now return non-zero (since patch
>> 9b8c69243585). This breaks guests runnong on i.MX31 that use the
>> cache controller --- they poll forever waiting for the L2CC cache
>> invalidate regsiter to be zero.
Peter> That commit claims it was just restoring the previous
Peter> behaviour, so it shouldn't break guests, surely?
The behaviour was introduced in 2008 in commit e18231a3 --- The KZM
port only went in last year and assumed the then-current behaviour.
Peter C
--
Dr Peter Chubb peter.chubb AT nicta.com.au
http://www.ssrg.nicta.com.au Software Systems Research Group/NICTA