[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 00/28] target-arm queue
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 00/28] target-arm queue |
Date: |
Tue, 10 Sep 2013 19:51:54 +0100 |
Hi; here's the latest ARM queue pullreq; most notable thing
here is that as promised the aarch64 preparation patchset is
included. There may be a few minor nits we need to sort out
as we bring the actual aarch64-linux-user implementation in,
but consensus on today's kvm/arm call was that these patches
are ready to go in. Please pull.
NB: I've moved to putting a summary of the queue contents
into the signed tag's commit message, since this seems
more useful than just "target-arm queue".
thanks
-- PMM
The following changes since commit 94c2b6aff43cdfcfdfb552773a6b6b973a72ef0b:
mips_malta: support up to 2GiB RAM (2013-09-09 18:42:22 +0200)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git
tags/pull-target-arm-20130910
for you to fetch changes up to 6a49fa95c98cd155f7aaf48e5c6fa6bb6adea862:
configure: Add handling code for AArch64 targets (2013-09-10 19:11:29 +0100)
----------------------------------------------------------------
ARM queue:
* aarch64 preparation patchset (excluding the defconfigs, so this
doesn't actually enable the new targets yet)
* minor bugfixes and cleanups
* disable "-cpu any" in system emulation mode
* fix ARMv7M stack alignment on reset
----------------------------------------------------------------
Alexander Graf (13):
target-arm: Extract the disas struct to a header file
target-arm: Export cpu_env
target-arm: Fix target_ulong/uint32_t confusions
target-arm: Prepare translation for AArch64 code
target-arm: Add AArch64 translation stub
target-arm: Add AArch64 gdbstub support
linux-user: Don't treat AArch64 cpu names specially
linux-user: Add syscall number definitions for AArch64
linux-user: Fix up AArch64 syscall handlers
linux-user: Implement cpu_set_tls() and cpu_clone_regs() for AArch64
linux-user: Add AArch64 termbits.h definitions
linux-user: Add AArch64 support
configure: Add handling code for AArch64 targets
Andreas Schwab (1):
linux-user: Add signal handling for AArch64
Cole Robinson (1):
target-arm: Implement qmp query-cpu-definitions
Peter Maydell (12):
target-arm: Make '-cpu any' available in linux-user mode only
target-arm: Use sextract32() in branch decode
target-arm: Avoid "1 << 31" undefined behaviour
pl110: Clarify comment about PL110 ID on VersatilePB
abitypes.h: Remove incorrect ARM ABI_LLONG_ALIGNMENT
target-arm: Abstract out load/store from a vaddr in AArch32
target-arm: Pass DisasContext* to gen_set_pc_im()
target-arm: Add new AArch64CPUInfo base class and subclasses
target-arm: Disable 32 bit CPUs in 64 bit linux-user builds
linux-user: Add cpu loop for AArch64
linux-user: Make sure NWFPE code is 32 bit ARM only
linux-user: Allow targets to specify a minimum uname release
Sebastian Ottlik (1):
target-arm: fix ARMv7M stack alignment on reset
configure | 7 +-
gdb-xml/aarch64-core.xml | 46 ++++
hw/display/pl110.c | 18 +-
include/exec/user/abitypes.h | 4 -
linux-user/aarch64/syscall.h | 9 +
linux-user/aarch64/syscall_nr.h | 323 ++++++++++++++++++++++++++
linux-user/aarch64/target_cpu.h | 35 +++
linux-user/aarch64/target_signal.h | 29 +++
linux-user/aarch64/termbits.h | 220 ++++++++++++++++++
linux-user/cpu-uname.c | 3 +-
linux-user/elfload.c | 15 +-
linux-user/main.c | 100 ++++++++
linux-user/qemu.h | 5 +-
linux-user/signal.c | 260 +++++++++++++++++++++
linux-user/syscall.c | 67 ++++--
linux-user/syscall_defs.h | 28 ++-
target-arm/Makefile.objs | 1 +
target-arm/cpu-qom.h | 19 ++
target-arm/cpu.c | 23 +-
target-arm/cpu.h | 170 ++++++++++----
target-arm/cpu64.c | 118 ++++++++++
target-arm/gdbstub64.c | 73 ++++++
target-arm/helper.c | 36 ++-
target-arm/machine.c | 8 +-
target-arm/translate-a64.c | 139 +++++++++++
target-arm/translate.c | 450 ++++++++++++++++++++++--------------
target-arm/translate.h | 49 ++++
27 files changed, 1988 insertions(+), 267 deletions(-)
create mode 100644 gdb-xml/aarch64-core.xml
create mode 100644 linux-user/aarch64/syscall.h
create mode 100644 linux-user/aarch64/syscall_nr.h
create mode 100644 linux-user/aarch64/target_cpu.h
create mode 100644 linux-user/aarch64/target_signal.h
create mode 100644 linux-user/aarch64/termbits.h
create mode 100644 target-arm/cpu64.c
create mode 100644 target-arm/gdbstub64.c
create mode 100644 target-arm/translate-a64.c
create mode 100644 target-arm/translate.h
- [Qemu-devel] [PULL 00/28] target-arm queue,
Peter Maydell <=
- [Qemu-devel] [PULL 06/28] pl110: Clarify comment about PL110 ID on VersatilePB, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 28/28] configure: Add handling code for AArch64 targets, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 26/28] linux-user: Allow targets to specify a minimum uname release, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 23/28] linux-user: Make sure NWFPE code is 32 bit ARM only, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 25/28] linux-user: Add AArch64 termbits.h definitions, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 21/28] linux-user: Fix up AArch64 syscall handlers, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 19/28] linux-user: Add cpu loop for AArch64, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 18/28] linux-user: Don't treat AArch64 cpu names specially, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 24/28] linux-user: Implement cpu_set_tls() and cpu_clone_regs() for AArch64, Peter Maydell, 2013/09/10
- [Qemu-devel] [PULL 10/28] target-arm: Export cpu_env, Peter Maydell, 2013/09/10