qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v2 0/4] X86/KVM: enable Intel MPX for KVM


From: Liu, Jinsong
Subject: Re: [Qemu-devel] [PATCH v2 0/4] X86/KVM: enable Intel MPX for KVM
Date: Thu, 12 Dec 2013 05:47:07 +0000

Paolo Bonzini wrote:
> Il 11/12/2013 09:31, Liu, Jinsong ha scritto:
>> Paolo, comments for version 2?
> 
> I think I commented that it's fine, I'm just waiting for a rebase on
> top of the generic patches.
> 
> Paolo
> 

Thanks! common MPX definiation patches have been checked in tip tree (both 
Qiaowei and I use that definiations):
http://git.kernel.org/cgit/linux/kernel/git/tip/tip.git/commit/?id=191f57c137bcce0e3e9313acb77b2f114d15afbb
http://git.kernel.org/cgit/linux/kernel/git/tip/tip.git/commit/?id=e7d820a5e549b3eb6c3f9467507566565646a669

Jinsong

>> 
>> Liu, Jinsong wrote:
>>> These patches are version 2 to enalbe Intel MPX for KVM.
>>> 
>>> Version 1:
>>>   * Add some Intel MPX definiation
>>>   * Fix a cpuid(0x0d, 0) exposing bug, dynamic per XCR0 features
>>> enable/disable 
>>>   * vmx and msr handle for MPX support at KVM
>>>   * enalbe MPX feature for guest
>>> 
>>> Version 2:
>>>   * remove generic MPX definiation, kernel side has add the
>>> definiation 
>>>   * add MSR_IA32_BNDCFGS to msrs_to_save
>>> 
>>> Thanks,
>>> Jinsong
>>> 
>>> Liu Jinsong (4):
>>>   KVM/X86: Fix xsave cpuid exposing bug
>>>   KVM/X86: Intel MPX vmx and msr handle
>>>   KVM/X86: add MSR_IA32_BNDCFGS to msrs_to_save
>>>   KVM/X86: Enable Intel MPX for guest.
>>> 
>>>  arch/x86/include/asm/vmx.h            |    4 ++++
>>>  arch/x86/include/asm/xsave.h          |    2 ++
>>>  arch/x86/include/uapi/asm/msr-index.h |    1 +
>>>  arch/x86/kvm/cpuid.c                  |    8 ++++----
>>>  arch/x86/kvm/vmx.c                    |   18 ++++++++++++++++--
>>>  arch/x86/kvm/x86.c                    |   12 +++++++++---
>>>  arch/x86/kvm/x86.h                    |    3 ++-
>>>  7 files changed, 38 insertions(+), 10 deletions(-)




reply via email to

[Prev in Thread] Current Thread [Next in Thread]