[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v2 03/10] target-mips: get_physical_address: Add
From: |
Aurelien Jarno |
Subject: |
Re: [Qemu-devel] [PATCH v2 03/10] target-mips: get_physical_address: Add defines for segment bases |
Date: |
Sat, 21 Dec 2013 16:34:15 +0100 |
User-agent: |
Mutt/1.5.21 (2010-09-15) |
On Mon, Dec 16, 2013 at 02:12:38PM +0000, James Hogan wrote:
> Add preprocessor definitions for 32bit segment bases for use in
> get_physical_address(). These will also be taken advantage of in the
> next patch which adds KVM awareness.
>
> Signed-off-by: James Hogan <address@hidden>
> Cc: Aurelien Jarno <address@hidden>
> ---
> target-mips/helper.c | 18 ++++++++++++------
> 1 file changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/target-mips/helper.c b/target-mips/helper.c
> index 33e0e88..2e96655 100644
> --- a/target-mips/helper.c
> +++ b/target-mips/helper.c
> @@ -118,7 +118,13 @@ static int get_physical_address (CPUMIPSState *env,
> hwaddr *physical,
> qemu_log("user mode %d h %08x\n", user_mode, env->hflags);
> #endif
>
> - if (address <= (int32_t)0x7FFFFFFFUL) {
> +#define USEG_LIMIT 0x7FFFFFFFUL
> +#define KSEG0_BASE 0x80000000UL
> +#define KSEG1_BASE 0xA0000000UL
> +#define KSEG2_BASE 0xC0000000UL
> +#define KSEG3_BASE 0xE0000000UL
> +
> + if (address <= USEG_LIMIT) {
> /* useg */
> if (env->CP0_Status & (1 << CP0St_ERL)) {
> *physical = address & 0xFFFFFFFF;
> @@ -160,23 +166,23 @@ static int get_physical_address (CPUMIPSState *env,
> hwaddr *physical,
> ret = TLBRET_BADADDR;
> }
> #endif
> - } else if (address < (int32_t)0xA0000000UL) {
> + } else if (address < (int32_t)KSEG1_BASE) {
> /* kseg0 */
> if (kernel_mode) {
> - *physical = address - (int32_t)0x80000000UL;
> + *physical = address - (int32_t)KSEG0_BASE;
> *prot = PAGE_READ | PAGE_WRITE;
> } else {
> ret = TLBRET_BADADDR;
> }
> - } else if (address < (int32_t)0xC0000000UL) {
> + } else if (address < (int32_t)KSEG2_BASE) {
> /* kseg1 */
> if (kernel_mode) {
> - *physical = address - (int32_t)0xA0000000UL;
> + *physical = address - (int32_t)KSEG1_BASE;
> *prot = PAGE_READ | PAGE_WRITE;
> } else {
> ret = TLBRET_BADADDR;
> }
> - } else if (address < (int32_t)0xE0000000UL) {
> + } else if (address < (int32_t)KSEG3_BASE) {
> /* sseg (kseg2) */
> if (supervisor_mode || kernel_mode) {
> ret = env->tlb->map_address(env, physical, prot, address, rw,
> access_type);
Reviewed-by: Aurelien Jarno <address@hidden>
--
Aurelien Jarno GPG: 1024D/F1BCDB73
address@hidden http://www.aurel32.net
- Re: [Qemu-devel] [PATCH v2 08/10] hw/mips: In KVM mode, inject IRQ2 (I/O) interupts via ioctls, (continued)
- [Qemu-devel] [PATCH v2 10/10] target-mips: Enable KVM support in build system, James Hogan, 2013/12/16
- [Qemu-devel] [PATCH v2 02/10] hw/mips: Add API to convert KVM guest KSEG0 <-> GPA, James Hogan, 2013/12/16
- [Qemu-devel] [PATCH v2 06/10] target-mips: Set target page size to 16K in KVM mode, James Hogan, 2013/12/16
- [Qemu-devel] [PATCH v2 09/10] hw/mips: malta: Add KVM support, James Hogan, 2013/12/16
- [Qemu-devel] [PATCH v2 03/10] target-mips: get_physical_address: Add defines for segment bases, James Hogan, 2013/12/16
- Re: [Qemu-devel] [PATCH v2 03/10] target-mips: get_physical_address: Add defines for segment bases,
Aurelien Jarno <=
- [Qemu-devel] [PATCH v2 07/10] target-mips: kvm: Add main KVM support for MIPS, James Hogan, 2013/12/16
- [Qemu-devel] [PATCH v2 01/10] hw/mips/cputimer: Don't start periodic timer in KVM mode, James Hogan, 2013/12/16
- [Qemu-devel] [PATCH v2 04/10] target-mips: get_physical_address: Add KVM awareness, James Hogan, 2013/12/16