[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH target-arm v2 06/11] char/cadence_uart: Define Missi
From: |
Peter Crosthwaite |
Subject: |
[Qemu-devel] [PATCH target-arm v2 06/11] char/cadence_uart: Define Missing SR/ISR fields |
Date: |
Wed, 1 Jan 2014 18:01:26 -0800 |
Some (interrupt) status register bits relating to the TxFIFO path were
not defined. Define them. This prepares support for proper Tx data path
flow control.
Signed-off-by: Peter Crosthwaite <address@hidden>
---
hw/char/cadence_uart.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/hw/char/cadence_uart.c b/hw/char/cadence_uart.c
index ddd7267..216eed7 100644
--- a/hw/char/cadence_uart.c
+++ b/hw/char/cadence_uart.c
@@ -34,6 +34,9 @@
#define UART_SR_INTR_RFUL 0x00000004
#define UART_SR_INTR_TEMPTY 0x00000008
#define UART_SR_INTR_TFUL 0x00000010
+/* somewhat awkwardly, TTRIG is misaligned between SR and ISR */
+#define UART_SR_TTRIG 0x00002000
+#define UART_INTR_TTRIG 0x00000400
/* bits fields in CSR that correlate to CISR. If any of these bits are set in
* SR, then the same bit in CISR is set high too */
#define UART_SR_TO_CISR_MASK 0x0000001F
@@ -43,6 +46,7 @@
#define UART_INTR_PARE 0x00000080
#define UART_INTR_TIMEOUT 0x00000100
#define UART_INTR_DMSI 0x00000200
+#define UART_INTR_TOVR 0x00001000
#define UART_SR_RACTIVE 0x00000400
#define UART_SR_TACTIVE 0x00000800
--
1.8.5.2
- [Qemu-devel] [PATCH target-arm v2 00/11] Cadence UART cleanups and Tx path fixes, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 01/11] char/cadence_uart: Mark struct fields as public/private, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 02/11] char/cadence_uart: Add missing uart_update_state, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 03/11] char/cadence_uart: Fix reset., Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 04/11] char/cadence_uart: s/r_fifo/rx_fifo, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 05/11] char/cadence_uart: Simplify status generation, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 06/11] char/cadence_uart: Define Missing SR/ISR fields,
Peter Crosthwaite <=
- [Qemu-devel] [PATCH target-arm v2 07/11] char/cadence_uart: Remove TX timer & add TX FIFO state, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 08/11] char/cadence_uart: Fix can_receive logic, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 09/11] char/cadence_uart: Use the TX fifo for transmission, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 10/11] char/cadence_uart: Delete redundant rx rst logic, Peter Crosthwaite, 2014/01/01
- [Qemu-devel] [PATCH target-arm v2 11/11] char/cadence_uart: Implement Tx flow control, Peter Crosthwaite, 2014/01/01
- Re: [Qemu-devel] [PATCH target-arm v2 00/11] Cadence UART cleanups and Tx path fixes, Peter Maydell, 2014/01/06