[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 22/52] linux-user: AArch64: define TARGET_CLONE_BACKW
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 22/52] linux-user: AArch64: define TARGET_CLONE_BACKWARDS |
Date: |
Mon, 6 Jan 2014 11:30:27 +0000 |
From: Claudio Fontana <address@hidden>
The AArch64 linux-user support was written before but merged after
commit 4ce6243dc621 which cleaned up the handling of the clone()
syscall argument order, so we failed to notice that AArch64 also needs
TARGET_CLONE_BACKWARDS to be defined. Add this define so that clone
and fork syscalls work correctly.
Signed-off-by: Claudio Fontana <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
---
linux-user/aarch64/syscall.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/linux-user/aarch64/syscall.h b/linux-user/aarch64/syscall.h
index aef419e..18f44a8 100644
--- a/linux-user/aarch64/syscall.h
+++ b/linux-user/aarch64/syscall.h
@@ -7,3 +7,4 @@ struct target_pt_regs {
#define UNAME_MACHINE "aarch64"
#define UNAME_MINIMUM_RELEASE "3.8.0"
+#define TARGET_CLONE_BACKWARDS
--
1.8.5
- [Qemu-devel] [PULL 25/52] default-configs: Add config for aarch64-linux-user, (continued)
- [Qemu-devel] [PULL 25/52] default-configs: Add config for aarch64-linux-user, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 21/52] target-arm: A64: support for ld/st/cl exclusive, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 08/52] target-arm: A64: implement SVC, BRK, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 19/52] target-arm: aarch64: add support for ld lit, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 07/52] target-arm: A64: add support for 3 src data proc insns, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 29/52] target-arm: A64: Add "Floating-point data-processing (2 source)" insns, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 20/52] target-arm: Widen exclusive-access support struct fields to 64 bits, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 03/52] target-arm: A64: add support for ld/st with reg offset, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 04/52] target-arm: A64: add support for ld/st with index, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 09/52] target-arm: A64: Add decoder skeleton for FP instructions, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 22/52] linux-user: AArch64: define TARGET_CLONE_BACKWARDS,
Peter Maydell <=
- [Qemu-devel] [PULL 13/52] target-arm: Remove ARMCPU/CPUARMState from cpregs APIs used by decoder, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 01/52] target-arm: A64: add support for ld/st pair, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 14/52] target-arm: A64: Implement MRS/MSR/SYS/SYSL, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 02/52] target-arm: A64: add support for ld/st unsigned imm, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 11/52] target-arm: Pull "add one cpreg to hashtable" into its own function, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 06/52] target-arm: A64: add support for move wide instructions, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 05/52] target-arm: A64: add support for add, addi, sub, subi, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 23/52] linux-user: AArch64: Use correct values for FPSR/FPCR in sigcontext, Peter Maydell, 2014/01/06
- [Qemu-devel] [PULL 12/52] target-arm: Update generic cpreg code for AArch64, Peter Maydell, 2014/01/06