[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 0/4] mips32r5 with UFR
From: |
Petar Jovanovic |
Subject: |
[Qemu-devel] [PATCH v2 0/4] mips32r5 with UFR |
Date: |
Fri, 24 Jan 2014 17:18:40 +0100 |
Version 2 of the patch series to add mips32r5-generic model with UFR feature.
It includes extra patch to add support for Config4.
Petar Jovanovic (4):
target-mips: add CPU definition for MIPS32R5
target-mips: add support for CP0_Config4
target-mips: add support for CP0_Config5
target-mips: add user-mode FR switch support for MIPS32r5
target-mips/cpu.h | 13 +++++++++++
target-mips/helper.h | 4 +++-
target-mips/mips-defs.h | 8 +++++++
target-mips/op_helper.c | 53 +++++++++++++++++++++++++++++++++++++++---
target-mips/translate.c | 39 +++++++++++++++++++++++++++----
target-mips/translate_init.c | 43 ++++++++++++++++++++++++++++++++++
6 files changed, 152 insertions(+), 8 deletions(-)
--
1.7.9.5
- [Qemu-devel] [PATCH v2 0/4] mips32r5 with UFR,
Petar Jovanovic <=