qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH 17/21] target-arm: A64: Implement 2-register mis


From: Richard Henderson
Subject: Re: [Qemu-devel] [PATCH 17/21] target-arm: A64: Implement 2-register misc compares, ABS, NEG
Date: Tue, 28 Jan 2014 09:44:49 -0800
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:24.0) Gecko/20100101 Thunderbird/24.2.0

On 01/26/2014 11:25 AM, Peter Maydell wrote:
> Implement the simple 2-register-misc operations we can share
> with the scalar-two-register-misc code. (SUQADD, USQADD, SQABS,
> SQNEG also fall into this category, but aren't implemented in
> the scalar-2-register case yet either.)
> 
> Signed-off-by: Peter Maydell <address@hidden>
> ---
>  target-arm/translate-a64.c | 136 
> ++++++++++++++++++++++++++++++++++++++++++++-
>  1 file changed, 134 insertions(+), 2 deletions(-)


Reviewed-by: Richard Henderson <address@hidden>


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]