[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 3/4] target-ppc: POWER7+ supports the MSR_VSX bit
|
From: |
Anton Blanchard |
|
Subject: |
[Qemu-devel] [PATCH 3/4] target-ppc: POWER7+ supports the MSR_VSX bit |
|
Date: |
Thu, 6 Mar 2014 15:51:01 +1100 |
Without MSR_VSX we die early during a Linux boot.
Signed-off-by: Anton Blanchard <address@hidden>
---
Index: b/target-ppc/translate_init.c
===================================================================
--- a/target-ppc/translate_init.c
+++ b/target-ppc/translate_init.c
@@ -7117,7 +7117,7 @@ POWERPC_FAMILY(POWER7P)(ObjectClass *oc,
PPC2_PERM_ISA206 | PPC2_DIVE_ISA206 |
PPC2_ATOMIC_ISA206 | PPC2_FP_CVT_ISA206 |
PPC2_FP_TST_ISA206;
- pcc->msr_mask = 0x800000000204FF37ULL;
+ pcc->msr_mask = 0x800000000284FF37ULL;
pcc->mmu_model = POWERPC_MMU_2_06;
#if defined(CONFIG_SOFTMMU)
pcc->handle_mmu_fault = ppc_hash64_handle_mmu_fault;