[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 00/11] target-aarch64 fix and improvments
|
From: |
Peter Maydell |
|
Subject: |
Re: [Qemu-devel] [PATCH 00/11] target-aarch64 fix and improvments |
|
Date: |
Fri, 20 Feb 2015 08:52:35 +0900 |
On 20 February 2015 at 06:14, Richard Henderson <address@hidden> wrote:
> While doing the mechanics of a previous patch set converting
> translators to use to TCGLabel pointers, I was reminded of
> several outstanding OPTME comments in the aarch64 translator.
>
> I had started with the csel change, which at first failed and
> took quite some time to debug. See the comment for patch 1.
>
> Since this depends on the outstanding TCGLabel patch set, the
> full tree is available at
>
> git://github.com/rth7680/qemu.git arm-movcond
Alex, could you run this lot through the A64 risu testsuite,
please?
thanks
-- PMM
- [Qemu-devel] [PATCH 02/11] target-arm: Extend NZCF to 64 bits, (continued)
- [Qemu-devel] [PATCH 02/11] target-arm: Extend NZCF to 64 bits, Richard Henderson, 2015/02/19
- [Qemu-devel] [PATCH 08/11] target-arm: Use setcond and movcond for csel, Richard Henderson, 2015/02/19
- [Qemu-devel] [PATCH 09/11] target-arm: Implement ccmp branchless, Richard Henderson, 2015/02/19
- [Qemu-devel] [PATCH 06/11] target-arm: Eliminate unnecessary zero-extend in disas_bitfield, Richard Henderson, 2015/02/19
- [Qemu-devel] [PATCH 07/11] target-arm: Recognize ROR, Richard Henderson, 2015/02/19
- [Qemu-devel] [PATCH 10/11] target-arm: Implement fccmp branchless, Richard Henderson, 2015/02/19
- [Qemu-devel] [PATCH 11/11] target-arm: Implement fcsel with movcond, Richard Henderson, 2015/02/19
- Re: [Qemu-devel] [PATCH 00/11] target-aarch64 fix and improvments,
Peter Maydell <=
- Re: [Qemu-devel] [PATCH 00/11] target-aarch64 fix and improvments, Laurent Desnogues, 2015/02/20
- Re: [Qemu-devel] [PATCH 00/11] target-aarch64 fix and improvments, Laurent Desnogues, 2015/02/23