[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] QEMU pci mach-virt: setting PCI_INTERRUPT_LINE?
|
From: |
Alexander Graf |
|
Subject: |
Re: [Qemu-devel] QEMU pci mach-virt: setting PCI_INTERRUPT_LINE? |
|
Date: |
Wed, 25 Feb 2015 13:08:54 +0100 |
|
User-agent: |
Mozilla/5.0 (Macintosh; Intel Mac OS X 10.10; rv:31.0) Gecko/20100101 Thunderbird/31.4.0 |
On 25.02.15 13:07, Claudio Fontana wrote:
>
>
> On 24.02.2015 15:34, Claudio Fontana wrote:
>> Hello,
>>
>> I am trying to set the pci interrupt line field in the configuration space
>> (offset 0x3c), since it is initialized as zero.
>>
>> I would like to set it to the right value as read from the device tree,
>> in order for other existing software which relies on it to be able to work
>> unmodified..
>>
>> but it does not seem to work (I seem to read back zero even after setting
>> the PCI_INTERRUPT_LINE field).
>>
>> I am also reading the interrupt pin, but that one instead seems to work out
>> of the box..
>>
>> Thank you for any suggestion,
>>
>> Claudio
>
> By the way, I am currently just avoiding to rely on PCI_INTERRUPT_LINE for
> AArch64,
> but shouldn't the register be programmable?
As far as I understand the register should really just be a scratch r/w
register, yeah. Are you sure you're writing in byte granularity?
Alex