[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 0/6] TriCore: add RRR1, RRRR, RRRW, SYS instruct
|
From: |
Richard Henderson |
|
Subject: |
Re: [Qemu-devel] [PATCH 0/6] TriCore: add RRR1, RRRR, RRRW, SYS instructions |
|
Date: |
Fri, 13 Mar 2015 13:41:25 -0700 |
|
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.5.0 |
On 02/25/2015 08:14 AM, Bastian Koppelmann wrote:
> Bastian Koppelmann (6):
> target-tricore: Add instructions of RRR1 opcode format, which have
> 0xa3 as first opcode
> target-tricore: Add instructions of RRR1 opcode format, which have
> 0x63 as first opcode
> target-tricore: Add instructions of RRR1 opcode format, which have
> 0xe3 as first opcode
> target-tricore: Add instructions of RRRR opcode format
> target-tricore: Add instructions of RRRW opcode format
> target-tricore: Add instructions of SYS opcode format
Reviewed-by: Richard Henderson <address@hidden>
r~