[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 0/7] target-arm queue
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 0/7] target-arm queue |
Date: |
Mon, 16 Mar 2015 12:40:11 +0000 |
Last batch of bugfixes before hardfreeze...
-- PMM
The following changes since commit f421f05754ac5aabe15f12051390204116408b00:
Merge remote-tracking branch
'remotes/kraxel/tags/pull-seabios-1.8.1-20150316-1' into staging (2015-03-16
10:58:11 +0000)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git
tags/pull-target-arm-20150316
for you to fetch changes up to b8d43285a4db12156c40ba6fdbd8002c383fcbca:
linux-user: Access correct register for get/set_tls syscalls on ARM TZ CPUs
(2015-03-16 12:30:47 +0000)
----------------------------------------------------------------
target-arm queue:
* fix handling of execute-never bits in page table walks
* tell kernel to initialize KVM GIC in realize function
* fix handling of STM (user) with r15 in register list
* ignore low bit of PC in M-profile exception return
* fix linux-user get/set_tls syscalls on CPUs with TZ
----------------------------------------------------------------
Andrew Jones (3):
target-arm: convert check_ap to ap_to_rw_prot
target-arm: fix get_phys_addr_v6/SCTLR_AFE access check
target-arm: get_phys_addr_lpae: more xn control
Eric Auger (1):
hw/intc/arm_gic: Initialize the vgic in the realize function
Mikhail Ilyin (1):
linux-user: Access correct register for get/set_tls syscalls on ARM TZ
CPUs
Peter Maydell (2):
target-arm: Fix handling of STM (user) with r15 in register list
target-arm: Ignore low bit of PC in M-profile exception return
hw/intc/arm_gic_kvm.c | 7 ++
linux-user/arm/target_cpu.h | 15 ++-
linux-user/main.c | 2 +-
target-arm/helper.c | 222 ++++++++++++++++++++++++++++++++------------
target-arm/translate.c | 18 ++--
5 files changed, 197 insertions(+), 67 deletions(-)
- [Qemu-devel] [PULL 0/7] target-arm queue,
Peter Maydell <=
- [Qemu-devel] [PULL 5/7] target-arm: Fix handling of STM (user) with r15 in register list, Peter Maydell, 2015/03/16
- [Qemu-devel] [PULL 4/7] hw/intc/arm_gic: Initialize the vgic in the realize function, Peter Maydell, 2015/03/16
- [Qemu-devel] [PULL 6/7] target-arm: Ignore low bit of PC in M-profile exception return, Peter Maydell, 2015/03/16
- [Qemu-devel] [PULL 7/7] linux-user: Access correct register for get/set_tls syscalls on ARM TZ CPUs, Peter Maydell, 2015/03/16
- [Qemu-devel] [PULL 2/7] target-arm: fix get_phys_addr_v6/SCTLR_AFE access check, Peter Maydell, 2015/03/16
- [Qemu-devel] [PULL 1/7] target-arm: convert check_ap to ap_to_rw_prot, Peter Maydell, 2015/03/16
- [Qemu-devel] [PULL 3/7] target-arm: get_phys_addr_lpae: more xn control, Peter Maydell, 2015/03/16
- Re: [Qemu-devel] [PULL 0/7] target-arm queue, Peter Maydell, 2015/03/16