[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v3 0/3] Support more than 8 MMU modes, speedup P
|
From: |
Alexander Graf |
|
Subject: |
Re: [Qemu-devel] [PATCH v3 0/3] Support more than 8 MMU modes, speedup PPC by 10% |
|
Date: |
Fri, 08 May 2015 00:26:09 +0200 |
|
User-agent: |
Mozilla/5.0 (Macintosh; Intel Mac OS X 10.10; rv:31.0) Gecko/20100101 Thunderbird/31.6.0 |
On 05.05.15 09:18, Paolo Bonzini wrote:
> Patches 1 and 2 enable support from more than 8 MMU modes in TCG (patch
> 1 is in the targets, patch 2 is in cpu-defs.h). The TLB size is reduced
> proportionally on targets where that is necessary.
>
> Patch 3 uses the new support in the PPC target.
>
> Paolo
>
> v2->v3: - change i386 TCG_TARGET_TLB_DISPLACEMENT_BITS to 31 [rth]
> - tweak comment in patch 2 to account for
> offsetof(CPUArchState, tlb_table[mem_index][0].addend) [rth]
Richard, I would greatly appreciate a final Reviewed-by from you on this
patch set :).
Alex
- [Qemu-devel] [PATCH v3 0/3] Support more than 8 MMU modes, speedup PPC by 10%, Paolo Bonzini, 2015/05/05
- [Qemu-devel] [PATCH v2 1/3] tcg: add TCG_TARGET_TLB_DISPLACEMENT_BITS, Paolo Bonzini, 2015/05/05
- [Qemu-devel] [PATCH v2 2/3] softmmu: support up to 12 MMU modes, Paolo Bonzini, 2015/05/05
- [Qemu-devel] [PATCH v2 3/3] target-ppc: use separate indices for various translation modes, Paolo Bonzini, 2015/05/05
- Re: [Qemu-devel] [PATCH v3 0/3] Support more than 8 MMU modes, speedup PPC by 10%, Richard Henderson, 2015/05/05
- Re: [Qemu-devel] [PATCH v3 0/3] Support more than 8 MMU modes, speedup PPC by 10%,
Alexander Graf <=