[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v1 11/18] target-arm: Add TPIDR_EL2
From: |
Edgar E. Iglesias |
Subject: |
[Qemu-devel] [PATCH v1 11/18] target-arm: Add TPIDR_EL2 |
Date: |
Wed, 13 May 2015 16:52:36 +1000 |
From: "Edgar E. Iglesias" <address@hidden>
Signed-off-by: Edgar E. Iglesias <address@hidden>
---
target-arm/helper.c | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/target-arm/helper.c b/target-arm/helper.c
index 8e96b14..d57e0af 100644
--- a/target-arm/helper.c
+++ b/target-arm/helper.c
@@ -2544,6 +2544,10 @@ static const ARMCPRegInfo v8_el3_no_el2_cp_reginfo[] = {
.opc0 = 3, .opc1 = 4, .crn = 2, .crm = 0, .opc2 = 0,
.access = PL2_RW,
.readfn = arm_cp_read_zero, .writefn = arm_cp_write_ignore },
+ { .name = "TPIDR_EL2", .state = ARM_CP_STATE_AA64,
+ .opc0 = 3, .opc1 = 4, .opc2 = 2, .crn = 13, .crm = 0,
+ .access = PL2_RW,
+ .readfn = arm_cp_read_zero, .writefn = arm_cp_write_ignore },
REGINFO_SENTINEL
};
@@ -2640,6 +2644,10 @@ static const ARMCPRegInfo v8_el2_cp_reginfo[] = {
.opc0 = 1, .opc1 = 4, .crn = 8, .crm = 7, .opc2 = 0,
.type = ARM_CP_NO_RAW, .access = PL2_W,
.writefn = tlbiall_write },
+ { .name = "TPIDR_EL2", .state = ARM_CP_STATE_AA64,
+ .opc0 = 3, .opc1 = 4, .opc2 = 2, .crn = 13, .crm = 0,
+ .access = PL2_RW, .resetvalue = 0,
+ .fieldoffset = offsetof(CPUARMState, cp15.tpidr_el[2]) },
REGINFO_SENTINEL
};
--
1.9.1
[Qemu-devel] [PATCH v1 06/18] target-arm: Add TCR_EL2, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 07/18] target-arm: Add SCTLR_EL2, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 08/18] target-arm: Add TTBR0_EL2, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 09/18] target-arm: Add TLBI_ALLE1{IS}, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 10/18] target-arm: Add TLBIALLE2, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 11/18] target-arm: Add TPIDR_EL2,
Edgar E. Iglesias <=
[Qemu-devel] [PATCH v1 12/18] target-arm: Add TLBI_VAE2{IS}, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 13/18] target-arm: Add access to PAR_EL1, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 14/18] target-arm: Add CNTVOFF_EL2, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 15/18] target-arm: Add CNTHCTL_EL2, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 16/18] target-arm: Pass timeridx as argument to various timer functions, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 17/18] target-arm: Add HYP timer, Edgar E. Iglesias, 2015/05/13
[Qemu-devel] [PATCH v1 18/18] hw/arm/virt: Connect the Hypervisor timer, Edgar E. Iglesias, 2015/05/13
Re: [Qemu-devel] [PATCH v1 00/18] arm: Steps towards EL2 support round 3, Peter Maydell, 2015/05/18