qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v2] OvmfPkg/PlatformPei: Initialise RCBA (B0:D31:F0


From: Paulo Alcantara
Subject: [Qemu-devel] [PATCH v2] OvmfPkg/PlatformPei: Initialise RCBA (B0:D31:F0 0xf0) register
Date: Sun, 7 Jun 2015 12:03:42 -0300

This patch initialises root complex register block BAR in order to
support TCO watchdog emulation features (e.g. reboot upon NO_REBOOT bit
not set) on QEMU.

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Paulo Alcantara <address@hidden>
---
 OvmfPkg/Include/IndustryStandard/Q35MchIch9.h | 7 +++++++
 OvmfPkg/PlatformPei/Platform.c                | 7 +++++++
 2 files changed, 14 insertions(+)

diff --git a/OvmfPkg/Include/IndustryStandard/Q35MchIch9.h 
b/OvmfPkg/Include/IndustryStandard/Q35MchIch9.h
index 4f59a7c..b02de1b 100644
--- a/OvmfPkg/Include/IndustryStandard/Q35MchIch9.h
+++ b/OvmfPkg/Include/IndustryStandard/Q35MchIch9.h
@@ -90,4 +90,11 @@
 #define ICH9_SMI_EN_APMC_EN      BIT5
 #define ICH9_SMI_EN_GBL_SMI_EN   BIT0
 
+//
+// Root Complex Base Address register
+//
+#define ICH9_RCBA               0xf0
+#define ICH9_ROOT_COMPLEX_BASE  0xfed1c000
+#define ICH9_RCBA_EN            BIT0
+
 #endif
diff --git a/OvmfPkg/PlatformPei/Platform.c b/OvmfPkg/PlatformPei/Platform.c
index 1126c65..d69be8b 100644
--- a/OvmfPkg/PlatformPei/Platform.c
+++ b/OvmfPkg/PlatformPei/Platform.c
@@ -261,6 +261,13 @@ MiscInitialization (
       Pmba       = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);
       AcpiCtlReg = POWER_MGMT_REGISTER_Q35 (ICH9_ACPI_CNTL);
       AcpiEnBit  = ICH9_ACPI_CNTL_ACPI_EN;
+
+      //
+      // Set Root Complex Register Block BAR
+      //
+      PciWrite32 (POWER_MGMT_REGISTER_Q35 (ICH9_RCBA),
+                  ICH9_ROOT_COMPLEX_BASE | ICH9_RCBA_EN
+                 );
       break;
     default:
       DEBUG ((EFI_D_ERROR, "%a: Unknown Host Bridge Device ID: 0x%04x\n",
-- 
2.1.0




reply via email to

[Prev in Thread] Current Thread [Next in Thread]