[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH] target-mips: remove wrong checks for recip.fmt and
From: |
Petar Jovanovic |
Subject: |
[Qemu-devel] [PATCH] target-mips: remove wrong checks for recip.fmt and rsqrt.fmt |
Date: |
Tue, 18 Aug 2015 19:35:29 +0200 |
From: Petar Jovanovic <address@hidden>
Instructions recip.{s|d} and rsqrt.{s|d} do not require 64-bit FPU neither
they require any particular mode for its FPU. This patch removes the checks
that may break a program that uses these instructions.
Signed-off-by: Petar Jovanovic <address@hidden>
---
target-mips/translate.c | 4 ----
1 file changed, 4 deletions(-)
diff --git a/target-mips/translate.c b/target-mips/translate.c
index 98cf72d..dcecfa0 100644
--- a/target-mips/translate.c
+++ b/target-mips/translate.c
@@ -9294,7 +9294,6 @@ static void gen_farith (DisasContext *ctx, enum fopcode
op1,
opn = "movn.s";
break;
case OPC_RECIP_S:
- check_cop1x(ctx);
{
TCGv_i32 fp0 = tcg_temp_new_i32();
@@ -9306,7 +9305,6 @@ static void gen_farith (DisasContext *ctx, enum fopcode
op1,
opn = "recip.s";
break;
case OPC_RSQRT_S:
- check_cop1x(ctx);
{
TCGv_i32 fp0 = tcg_temp_new_i32();
@@ -9839,7 +9837,6 @@ static void gen_farith (DisasContext *ctx, enum fopcode
op1,
opn = "movn.d";
break;
case OPC_RECIP_D:
- check_cp1_64bitmode(ctx);
{
TCGv_i64 fp0 = tcg_temp_new_i64();
@@ -9851,7 +9848,6 @@ static void gen_farith (DisasContext *ctx, enum fopcode
op1,
opn = "recip.d";
break;
case OPC_RSQRT_D:
- check_cp1_64bitmode(ctx);
{
TCGv_i64 fp0 = tcg_temp_new_i64();
--
1.7.9.5
- [Qemu-devel] [PATCH] target-mips: remove wrong checks for recip.fmt and rsqrt.fmt,
Petar Jovanovic <=