[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 0/2] target-mips: minor clean up in mtc0 and mfc0
From: |
Leon Alrae |
Subject: |
[Qemu-devel] [PATCH 0/2] target-mips: minor clean up in mtc0 and mfc0 |
Date: |
Mon, 14 Sep 2015 13:45:52 +0100 |
This patchset removes the gen_mtc0_store64() which is actually incorrect
as MTC0 instruction in MIPS64 is supposed to move entire content (if
dst CP0 register is 64-bit) without sign extending. It also removes the
gen_mfc0_load64() and replaces the pair of tcg_gen_ld_tl() +
tcg_gen_ext32s_tl() with single tcg_gen_ld32s_tl().
Leon Alrae (2):
target-mips: correct MTC0 instruction on MIPS64
target-mips: remove gen_mfc0_load64() and use tcg_gen_ld32s_tl()
target-mips/translate.c | 61 +++++++++++++++++++------------------------------
1 file changed, 24 insertions(+), 37 deletions(-)
--
2.1.0
- [Qemu-devel] [PATCH 0/2] target-mips: minor clean up in mtc0 and mfc0,
Leon Alrae <=