[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 00/25] Do away with TB retranslation
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v3 00/25] Do away with TB retranslation |
Date: |
Tue, 22 Sep 2015 13:24:42 -0700 |
Version 3. Notable changes:
(1) Add a guard page at the end of the code_gen_buffer.
We will segv insted of silently corrupting memory
if we overrun the buffer.
The win32 bits tested under wine only; I haven't put together
all the right bits under my win7 vm yet. Although I ought to
be able to copy them from the wine installation...
(2) Overflow protection via highwater mark. At first I was going
to make this be the solution for win32 only, so that I didn't
have to figure out how to make SEH dtrt wrt catching #GPF.
But I can't actually measure the performance overhead of these
checks under Linux. Which might not be the case if we instead
have to call sigsetjmp at the beginning of tb_gen_code. So now
I'm thinking this might be better solution universally.
r~
Richard Henderson (25):
tcg: Rename debug_insn_start to insn_start
target-*: Unconditionally emit tcg_gen_insn_start
target-*: Increment num_insns immediately after tcg_gen_insn_start
target-*: Introduce and use cpu_breakpoint_test
tcg: Allow extra data to be attached to insn_start
target-arm: Add condexec state to insn_start
target-i386: Add cc_op state to insn_start
target-mips: Add delayed branch state to insn_start
target-s390x: Add cc_op state to insn_start
target-sh4: Add flags state to insn_start
target-cris: Mirror gen_opc_pc into insn_start
target-sparc: Tidy gen_branch_a interface
target-sparc: Split out gen_branch_n
target-sparc: Remove gen_opc_jump_pc
target-sparc: Add npc state to insn_start
tcg: Merge cpu_gen_code into tb_gen_code
target-*: Drop cpu_gen_code define
tcg: Add TCG_MAX_INSNS
tcg: Pass data argument to restore_state_to_opc
tcg: Save insn data and use it in cpu_restore_state_from_tb
tcg: Remove gen_intermediate_code_pc
tcg: Remove tcg_gen_code_search_pc
tcg: Emit prologue to the beginning of code_gen_buffer
tcg: Allocate a guard page after code_gen_buffer
tcg: Check for overflow via highwater mark
include/exec/exec-all.h | 12 +-
include/qom/cpu.h | 16 ++
target-alpha/cpu.h | 1 -
target-alpha/translate.c | 70 ++----
target-arm/cpu.h | 2 +-
target-arm/translate-a64.c | 48 +---
target-arm/translate.c | 83 +++----
target-arm/translate.h | 8 +-
target-cris/cpu.h | 1 -
target-cris/translate.c | 93 ++------
target-cris/translate_v10.c | 3 -
target-i386/cpu.h | 2 +-
target-i386/translate.c | 106 +++------
target-lm32/cpu.h | 1 -
target-lm32/translate.c | 83 ++-----
target-m68k/cpu.h | 1 -
target-m68k/translate.c | 82 ++-----
target-microblaze/cpu.h | 1 -
target-microblaze/translate.c | 83 ++-----
target-mips/cpu.h | 2 +-
target-mips/translate.c | 98 +++-----
target-moxie/cpu.h | 1 -
target-moxie/translate.c | 82 +++----
target-openrisc/cpu.h | 1 -
target-openrisc/translate.c | 78 ++-----
target-ppc/cpu.h | 1 -
target-ppc/translate.c | 72 ++----
target-s390x/cpu.h | 2 +-
target-s390x/translate.c | 78 ++-----
target-sh4/cpu.h | 2 +-
target-sh4/translate.c | 91 +++-----
target-sparc/cpu.h | 2 +-
target-sparc/translate.c | 185 +++++++--------
target-tilegx/cpu.h | 1 -
target-tilegx/translate.c | 58 ++---
target-tricore/translate.c | 59 ++---
target-unicore32/translate.c | 83 ++-----
target-xtensa/cpu.h | 1 -
target-xtensa/translate.c | 79 ++-----
tcg/tcg-op.h | 52 ++++-
tcg/tcg-opc.h | 4 +-
tcg/tcg.c | 158 +++++++------
tcg/tcg.h | 21 +-
tci.c | 9 -
translate-all.c | 520 +++++++++++++++++++++++++-----------------
45 files changed, 950 insertions(+), 1486 deletions(-)
--
2.4.3
- [Qemu-devel] [PATCH v3 00/25] Do away with TB retranslation,
Richard Henderson <=
- [Qemu-devel] [PATCH v3 01/25] tcg: Rename debug_insn_start to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 02/25] target-*: Unconditionally emit tcg_gen_insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 03/25] target-*: Increment num_insns immediately after tcg_gen_insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 06/25] target-arm: Add condexec state to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 05/25] tcg: Allow extra data to be attached to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 04/25] target-*: Introduce and use cpu_breakpoint_test, Richard Henderson, 2015/09/22