[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 07/25] target-i386: Add cc_op state to insn_start
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v3 07/25] target-i386: Add cc_op state to insn_start |
Date: |
Tue, 22 Sep 2015 13:24:49 -0700 |
Reviewed-by: Aurelien Jarno <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
target-i386/cpu.h | 1 +
target-i386/translate.c | 2 +-
2 files changed, 2 insertions(+), 1 deletion(-)
diff --git a/target-i386/cpu.h b/target-i386/cpu.h
index 5231e8c..717d558 100644
--- a/target-i386/cpu.h
+++ b/target-i386/cpu.h
@@ -794,6 +794,7 @@ typedef struct {
#define MAX_GP_COUNTERS (MSR_IA32_PERF_STATUS - MSR_P6_EVNTSEL0)
#define NB_MMU_MODES 3
+#define TARGET_INSN_START_EXTRA_WORDS 1
#define NB_OPMASK_REGS 8
diff --git a/target-i386/translate.c b/target-i386/translate.c
index 9ec9c4c..7501b91 100644
--- a/target-i386/translate.c
+++ b/target-i386/translate.c
@@ -7949,7 +7949,7 @@ static inline void gen_intermediate_code_internal(X86CPU
*cpu,
tcg_ctx.gen_opc_instr_start[lj] = 1;
tcg_ctx.gen_opc_icount[lj] = num_insns;
}
- tcg_gen_insn_start(pc_ptr);
+ tcg_gen_insn_start(pc_ptr, dc->cc_op);
num_insns++;
/* If RF is set, suppress an internally generated breakpoint. */
--
2.4.3
- [Qemu-devel] [PATCH v3 02/25] target-*: Unconditionally emit tcg_gen_insn_start, (continued)
- [Qemu-devel] [PATCH v3 02/25] target-*: Unconditionally emit tcg_gen_insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 03/25] target-*: Increment num_insns immediately after tcg_gen_insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 06/25] target-arm: Add condexec state to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 05/25] tcg: Allow extra data to be attached to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 04/25] target-*: Introduce and use cpu_breakpoint_test, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 09/25] target-s390x: Add cc_op state to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 07/25] target-i386: Add cc_op state to insn_start,
Richard Henderson <=
- [Qemu-devel] [PATCH v3 08/25] target-mips: Add delayed branch state to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 10/25] target-sh4: Add flags state to insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 12/25] target-sparc: Tidy gen_branch_a interface, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 11/25] target-cris: Mirror gen_opc_pc into insn_start, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 13/25] target-sparc: Split out gen_branch_n, Richard Henderson, 2015/09/22
- [Qemu-devel] [PATCH v3 16/25] tcg: Merge cpu_gen_code into tb_gen_code, Richard Henderson, 2015/09/22