qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH] target-mips: Fix exceptions while UX=0


From: Leon Alrae
Subject: Re: [Qemu-devel] [PATCH] target-mips: Fix exceptions while UX=0
Date: Tue, 17 Nov 2015 16:09:24 +0000
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.3.0

On 16/11/15 16:18, James Hogan wrote:
> However when exceptions are taken outside of exception level,
> mips_cpu_do_interrupt() manipulates the env->hflags directly rather than
> using compute_hflags() to update them, and this code wasn't updated
> accordingly. As a result, when UX is cleared, MIPS_HFLAG_AWRAP is set,
> but it doesn't get cleared on entry back into kernel mode due to an
> exception. Kernel mode then cannot access the 64-bit segments resulting
> in a nested exception loop.

Indeed, thanks for the fix.

> 
> Fix by updating mips_cpu_do_interrupt() to clear the MIPS_HFLAG_WRAP
> flag when necessary, according to compute_hflags().
> 
> Fixes: 01f728857941 ("target-mips: Status.UX/SX/KX enable 32-bit...")
> Signed-off-by: James Hogan <address@hidden>
> Cc: Leon Alrae <address@hidden>
> Cc: Aurelien Jarno <address@hidden>
> ---
> Note, compute_hflags() doesn't seem to take KX into account pre-r6,
> which seems wrong.

Why does it seem wrong? According to PRA, prior to R6 (excluding the
R5+EVA case which we don’t support) this special behaviour for data
references (i.e. sign-extension of the effective address when 64-bit
addressing is disabled) is only in User Mode.

> ---
>  target-mips/helper.c | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/target-mips/helper.c b/target-mips/helper.c
> index b3fe816fecf8..0625f610a015 100644
> --- a/target-mips/helper.c
> +++ b/target-mips/helper.c
> @@ -725,6 +725,10 @@ void mips_cpu_do_interrupt(CPUState *cs)
>              env->CP0_Status |= (1 << CP0St_EXL);
>              if (env->insn_flags & ISA_MIPS3) {
>                  env->hflags |= MIPS_HFLAG_64;
> +                if (!(env->insn_flags & ISA_MIPS64R6) ||
> +                    env->CP0_Status & (1 << CP0St_KX)) {
> +                    env->hflags &= ~MIPS_HFLAG_AWRAP;
> +                }

Any reason you skipped set_error_EPC and enter_DEPC? The flag needs to
be cleared there as well I think.

Thanks,
Leon

>              }
>              env->hflags |= MIPS_HFLAG_CP0;
>              env->hflags &= ~(MIPS_HFLAG_KSU);
> 




reply via email to

[Prev in Thread] Current Thread [Next in Thread]