[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [RFC 0/1] riscv: Add full-system emulation support for
|
From: |
Stefan Hajnoczi |
|
Subject: |
Re: [Qemu-devel] [RFC 0/1] riscv: Add full-system emulation support for the RISC-V Instruction Set Architecture (RV64G) |
|
Date: |
Fri, 19 Feb 2016 17:18:43 +0000 |
|
User-agent: |
Mutt/1.5.24 (2015-08-30) |
On Thu, Feb 18, 2016 at 05:02:04PM -0800, Sagar Karandikar wrote:
> With this RFC, I mainly wanted to get input on the overall design of the
> target
> implementation, as well as see if any regular contributors would be
> interested
> in co-mentoring RISC-V related projects for QEMU's Google Summer of Code with
> me.
RISC-V GSoC is a great idea! It's an exciting new architecture and I'm
sure students would like to participate.
Getting some of your own patches merged will help. That way the student
can also upstream their code.
I'm not familiar enough with TCG to act as co-mentor on this project but
I hope another regular QEMU contributor is interested.
Stefan
signature.asc
Description: PGP signature