[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v6 03/10] i.MX: Fix FEC code for MDIO operation sele
From: |
Jean-Christophe Dubois |
Subject: |
[Qemu-devel] [PATCH v6 03/10] i.MX: Fix FEC code for MDIO operation selection |
Date: |
Mon, 30 May 2016 19:25:51 +0200 |
According to the FEC chapter of i.MX25 reference manual
When writing the MMFR register, bit 29 and 28 select the requested operation.
* 10 means read operation with valid MII mgmt frame
* 11 means read operation with non compliant MII mgmt frame
* 01 means write operation with valid MII mgmt frame
* 00 means write operation with non compliant MII mgmt frame
So while bit 28 does change beween read/write for valid MII mgmt frame, the
mening is inverted for non compliant MII mgmt frame.
Bit 29 on the other hand means read/write whatever the type of mgmt frame
involved.
So this patch change the operation selection from bit 28 to bit 29 as it is
more generic.
Signed-off-by: Jean-Christophe Dubois <address@hidden>
---
Changes since v1:
* Not present on v1
Changes since v2:
* Not present on v2
Changes since v3:
* Not present on v3
Changes since v4:
* None
Changes since v5:
* None
hw/net/imx_fec.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/hw/net/imx_fec.c b/hw/net/imx_fec.c
index 9055ea8..fce3661 100644
--- a/hw/net/imx_fec.c
+++ b/hw/net/imx_fec.c
@@ -459,10 +459,10 @@ static void imx_fec_write(void *opaque, hwaddr addr,
case 0x040: /* MMFR */
/* store the value */
s->mmfr = value;
- if (extract32(value, 28, 1)) {
- do_phy_write(s, extract32(value, 18, 9), extract32(value, 0, 16));
- } else {
+ if (extract32(value, 29, 1)) {
s->mmfr = do_phy_read(s, extract32(value, 18, 9));
+ } else {
+ do_phy_write(s, extract32(value, 18, 9), extract32(value, 0, 16));
}
/* raise the interrupt as the PHY operation is done */
s->eir |= FEC_INT_MII;
--
2.7.4
- [Qemu-devel] [PATCH v6 00/10] Add Ethernet device for i.MX6 SOC, Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 01/10] net: improve UDP/TCP checksum computation., Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 02/10] net: handle optional VLAN header in checksum computation., Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 06/10] i.MX: reset TX/RX descriptors when FEC is disabled., Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 04/10] i.MX: Fix FEC code for MDIO address selection, Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 03/10] i.MX: Fix FEC code for MDIO operation selection,
Jean-Christophe Dubois <=
- [Qemu-devel] [PATCH v6 07/10] i.MX: Rename i.MX FEC defines to ENET_XXX, Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 05/10] i.MX: Fix FEC code for ECR register reset value., Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 08/10] i.MX: move FEC device to a register array structure., Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 09/10] Add ENET/Gbps Ethernet support to FEC device, Jean-Christophe Dubois, 2016/05/30
- [Qemu-devel] [PATCH v6 10/10] Add ENET device to i.MX6 SOC., Jean-Christophe Dubois, 2016/05/30