[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 00/18] target-arm queue
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 00/18] target-arm queue |
Date: |
Mon, 27 Jun 2016 15:44:52 +0100 |
Collection of patches before softfreeze:
* some minor bug fixes
* ASPEED SCU
* the m25p80 patchset
The following changes since commit aa8151b7df6b1c521b46583badfec504715018c5:
Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.7-20160627' into
staging (2016-06-27 12:54:54 +0100)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git
tags/pull-target-arm-20160627
for you to fetch changes up to 3830c7a460b8252dc975f8115fdaed8c562d2d75:
m25p80: Fix WINBOND fast read command handling (2016-06-27 15:37:34 +0100)
----------------------------------------------------------------
target-arm queue:
* arm_gicv3: add missing 'break' statements
* cadence_uart: protect against transmit errors
* cadence_gem: avoid infinite loops with misconfigured buffer
* cadence_gem: set the 'last' bit when 'wrap' is set
* reenable tmp105 test case
* palmetto-bmc: add ASPEED system control unit model
* m25p80: add new 512Mbit and 1Gbit devices
----------------------------------------------------------------
Alistair Francis (3):
cadence_uart: Protect against transmit errors
cadence_gem: Avoid infinite loops with a misconfigured buffer
cadence_gem: Set the last bit when wrap is set
Andrew Jeffery (3):
hw/misc: Add a model for the ASPEED System Control Unit
ast2400: Integrate the SCU model and set silicon revision
palmetto-bmc: Configure the SCU's hardware strapping register
Marcin Krzeminski (10):
m25p80: Replace JEDEC ID masking with function.
m25p80: Make a table for JEDEC ID.
m25p80: Allow more than four banks.
m25p80: Introduce COLLECTING_VAR_LEN_DATA state.
m25p80: Add additional flash commands:
m25p80: Introduce quad and equad modes.
m25p80: Introduce configuration registers.
m25p80: Fast read commands family changes.
m25p80: New flash devices.
m25p80: Fix WINBOND fast read command handling
Shannon Zhao (1):
hw/intc/arm_gicv3: Add missing break
Thomas Huth (1):
arm: Re-enable tmp105 test
hw/arm/ast2400.c | 21 +++
hw/arm/palmetto-bmc.c | 2 +
hw/block/m25p80.c | 398 +++++++++++++++++++++++++++++++++++--------
hw/char/cadence_uart.c | 7 +-
hw/intc/arm_gicv3_cpuif.c | 2 +
hw/misc/Makefile.objs | 1 +
hw/misc/aspeed_scu.c | 283 ++++++++++++++++++++++++++++++
hw/misc/trace-events | 3 +
hw/net/cadence_gem.c | 13 ++
include/hw/arm/ast2400.h | 2 +
include/hw/misc/aspeed_scu.h | 34 ++++
tests/Makefile.include | 2 +-
12 files changed, 698 insertions(+), 70 deletions(-)
create mode 100644 hw/misc/aspeed_scu.c
create mode 100644 include/hw/misc/aspeed_scu.h
- [Qemu-devel] [PULL 00/18] target-arm queue,
Peter Maydell <=
- [Qemu-devel] [PULL 16/18] m25p80: Fast read commands family changes., Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 14/18] m25p80: Introduce quad and equad modes., Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 09/18] m25p80: Replace JEDEC ID masking with function., Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 07/18] ast2400: Integrate the SCU model and set silicon revision, Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 15/18] m25p80: Introduce configuration registers., Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 08/18] palmetto-bmc: Configure the SCU's hardware strapping register, Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 05/18] arm: Re-enable tmp105 test, Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 18/18] m25p80: Fix WINBOND fast read command handling, Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 10/18] m25p80: Make a table for JEDEC ID., Peter Maydell, 2016/06/27
- [Qemu-devel] [PULL 13/18] m25p80: Add additional flash commands:, Peter Maydell, 2016/06/27