Re: [Qemu-devel] [PULL v5 29/57] intel_iommu: add SID validation for IR

[Peter Xu]

On Tue, Aug 02, 2016 at 02:58:55PM +0300, David Kiarie wrote:
> > Sure. David, so do you like to do it or I cook this patch? :)
> 
> If there are no objections I will look at this employing Jan's approach:
> associating a write with an address space.

Do you mean to translate current stl_le_phys() into something like
address_space_stl_le(), with MemTxAttrs? (in ioapic_service())

Also, IIUC we also need to tweak a little bit more for split irqchip
case in kvm_arch_fixup_msi_route(). Actually for this one, I think
maybe we can assume the requester ID be IOAPIC's when dev == NULL,
since HPET should not be using kernel irqchip, right?

Thanks,

-- peterx