[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v17 0/9] 8bit AVR cores
From: |
Peter Maydell |
Subject: |
Re: [Qemu-devel] [PATCH v17 0/9] 8bit AVR cores |
Date: |
Thu, 18 Aug 2016 19:34:28 +0100 |
On 18 August 2016 at 13:07, Michael Rolnik <address@hidden> wrote:
> This series of patches adds 8bit AVR cores to QEMU.
> All instruction, except BREAK/DES/SPM/SPMX, are implemented. Not fully tested
> yet.
> However I was able to execute simple code with functions. e.g fibonacci
> calculation.
> This series of patches include a non real, sample board.
> No fuses support yet. PC is set to 0 at reset.
>
First 3 patches look good to me; I put in a comment on one or
two of the other patches but mostly I intend to leave the
review of the instruction generation patches to Richard.
thanks
-- PMM
- Re: [Qemu-devel] [PATCH v17 5/9] target-avr: adding AVR interrupt handling, (continued)
- [Qemu-devel] [PATCH v17 4/9] target-avr: adding instructions encodings, Michael Rolnik, 2016/08/18
- [Qemu-devel] [PATCH v17 6/9] target-avr: adding helpers for IN, OUT, SLEEP, WBR & unsupported instructions, Michael Rolnik, 2016/08/18
- [Qemu-devel] [PATCH v17 1/9] target-avr: AVR cores support is added., Michael Rolnik, 2016/08/18
- [Qemu-devel] [PATCH v17 7/9] target-avr: adding instruction translation, Michael Rolnik, 2016/08/18
- [Qemu-devel] [PATCH v17 8/9] target-avr: instruction decoder generator, Michael Rolnik, 2016/08/18
- [Qemu-devel] [PATCH v17 9/9] target-avr: adding instruction decoder, Michael Rolnik, 2016/08/18
- Re: [Qemu-devel] [PATCH v17 0/9] 8bit AVR cores, no-reply, 2016/08/18
- Re: [Qemu-devel] [PATCH v17 0/9] 8bit AVR cores,
Peter Maydell <=