[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 0/4] x86 and memory backends queue, 2016-09-05
From: |
Eduardo Habkost |
Subject: |
[Qemu-devel] [PULL 0/4] x86 and memory backends queue, 2016-09-05 |
Date: |
Mon, 5 Sep 2016 16:50:43 -0300 |
The following changes since commit e87d397e5ef66276ccc49b829527d605ca07d0ad:
Open 2.8 development tree (2016-09-05 11:38:54 +0100)
are available in the git repository at:
git://github.com/ehabkost/qemu.git tags/x86-pull-request
for you to fetch changes up to 6546d0dba6c211c1a3eac1252a4f50a0c151a08a:
vl: Delay initialization of memory backends (2016-09-05 16:03:47 -0300)
----------------------------------------------------------------
x86 and memory backends queue, 2016-09-05
This includes a few features that were submitted just after hard
freeze, and a bug fix for memory backend initialization ordering.
----------------------------------------------------------------
Eduardo Habkost (2):
vhost-user-test: Use libqos instead of pxe-virtio.rom
vl: Delay initialization of memory backends
Igor Mammedov (1):
exec: Ensure the only one cpu_index allocation method is used
Luwei Kang (1):
target-i386: Add more Intel AVX-512 instructions support
exec.c | 7 +++++++
target-i386/cpu.c | 14 +++++++++-----
target-i386/cpu.h | 5 +++++
tests/Makefile.include | 2 +-
tests/vhost-user-test.c | 37 ++++++++++++++++++++++++++++++++++---
vl.c | 13 +++++++++++++
6 files changed, 69 insertions(+), 9 deletions(-)
--
2.7.4
- [Qemu-devel] [PULL 0/4] x86 and memory backends queue, 2016-09-05,
Eduardo Habkost <=
- [Qemu-devel] [PULL 1/4] exec: Ensure the only one cpu_index allocation method is used, Eduardo Habkost, 2016/09/05
- [Qemu-devel] [PULL 2/4] target-i386: Add more Intel AVX-512 instructions support, Eduardo Habkost, 2016/09/05
- [Qemu-devel] [PULL 4/4] vl: Delay initialization of memory backends, Eduardo Habkost, 2016/09/05
- [Qemu-devel] [PULL 3/4] vhost-user-test: Use libqos instead of pxe-virtio.rom, Eduardo Habkost, 2016/09/05
- Re: [Qemu-devel] [PULL 0/4] x86 and memory backends queue, 2016-09-05, Peter Maydell, 2016/09/06