qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PULL 00/14] target-arm queue


From: Peter Maydell
Subject: [Qemu-devel] [PULL 00/14] target-arm queue
Date: Tue, 6 Sep 2016 14:07:53 +0100

First ARM pull request of 2.8; biggest thing here is the ast2500
work; otherwise just a few bugfixes.

thanks
-- PMM

The following changes since commit 30e7d092b26146eb2abb77e0a0952aea012e36bf:

  Merge remote-tracking branch 'remotes/stefanha/tags/tracing-pull-request' 
into staging (2016-09-06 12:41:24 +0100)

are available in the git repository at:

  git://git.linaro.org/people/pmaydell/qemu-arm.git 
tags/pull-target-arm-20160906

for you to fetch changes up to da41ac9ca3fd378c8a5854da3b2376524010bea4:

  block: m25p80: Fix vmstate structure name (2016-09-06 14:01:56 +0100)

----------------------------------------------------------------
target-arm queue:
 * new ast2500 SoC model
 * fix incorrect LPAE bit in FSR for alignment faults
 * ACPI: fix the AML ID format for CPU devices to work for
   large numbers of CPUs
 * ast2400: add memory controller device model
 * m25p80: fix the vmstate structure name (migration break)

----------------------------------------------------------------
Cédric Le Goater (11):
      ast2400: add a memory controller device model
      ast2400: rename the Aspeed SoC files to aspeed_soc
      ast2400: replace ast2400 with aspeed_soc
      aspeed-soc: provide a framework to add new SoCs
      palmetto-bmc: rename the Aspeed board file to aspeed.c
      palmetto-bmc: replace palmetto_bmc with aspeed
      palmetto-bmc: add board specific configuration
      hw/misc: use macros to define hw-strap1 register on the AST2400 Aspeed SoC
      aspeed: add a ast2500 SoC and support to the SCU and SDMC controllers
      arm: add support for an ast2500 evaluation board
      palmetto-bmc: remove extra no_sdcard assignement

Marcin Krzeminski (1):
      block: m25p80: Fix vmstate structure name

Sergey Sorokin (1):
      target-arm: Fix lpae bit in FSR on an alignment fault

Wei Huang (1):
      ARM: ACPI: fix the AML ID format for CPU devices

 hw/arm/Makefile.objs               |   2 +-
 hw/arm/aspeed.c                    | 187 ++++++++++++++++++++++++++
 hw/arm/{ast2400.c => aspeed_soc.c} | 133 ++++++++++++-------
 hw/arm/palmetto-bmc.c              | 102 --------------
 hw/arm/virt-acpi-build.c           |   2 +-
 hw/block/m25p80.c                  |  29 ++--
 hw/misc/Makefile.objs              |   2 +-
 hw/misc/aspeed_scu.c               |  45 ++++++-
 hw/misc/aspeed_sdmc.c              | 264 +++++++++++++++++++++++++++++++++++++
 include/hw/arm/aspeed_soc.h        |  59 +++++++++
 include/hw/arm/ast2400.h           |  42 ------
 include/hw/misc/aspeed_scu.h       | 193 +++++++++++++++++++++++++++
 include/hw/misc/aspeed_sdmc.h      |  31 +++++
 target-arm/op_helper.c             |   2 +-
 14 files changed, 881 insertions(+), 212 deletions(-)
 create mode 100644 hw/arm/aspeed.c
 rename hw/arm/{ast2400.c => aspeed_soc.c} (55%)
 delete mode 100644 hw/arm/palmetto-bmc.c
 create mode 100644 hw/misc/aspeed_sdmc.c
 create mode 100644 include/hw/arm/aspeed_soc.h
 delete mode 100644 include/hw/arm/ast2400.h
 create mode 100644 include/hw/misc/aspeed_sdmc.h



reply via email to

[Prev in Thread] Current Thread [Next in Thread]