[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v18 00/13] AVR target
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v18 00/13] AVR target |
Date: |
Fri, 16 Sep 2016 15:00:29 -0700 |
This is Michael's v17, with some adjustments of my own:
(1) Fix the whitespace errors reported by "git am",
(2) Replace the utf-8 characters with normal ascii,
(3) Ditch the separate compilation of translate.c.
I retained the two separate files that could be regenerated
from the included cpugen program, but merged in translate-insn.c.
Not that it matters, but the code generated is about 3k smaller.
r~
Michael Rolnik (9):
target-avr: AVR cores support is added.
target-avr: adding AVR CPU features/flavors
target-avr: adding a sample AVR board
target-avr: adding instructions encodings
target-avr: adding AVR interrupt handling
target-avr: adding helpers for IN, OUT, SLEEP, WBR & unsupported
instructions
target-avr: adding instruction translation
target-avr: instruction decoder generator
target-avr: adding instruction decoder
Richard Henderson (4):
target-avr: Put env pointer in DisasContext
target-avr: Put all translation code into one compilation unit
target-avr: Respect .inc.c convention
target-avr: Merge translate-inst.inc.c into translate.c
MAINTAINERS | 6 +
arch_init.c | 2 +
configure | 5 +
default-configs/avr-softmmu.mak | 21 +
hw/avr/Makefile.objs | 21 +
hw/avr/sample.c | 111 ++
include/disas/bfd.h | 6 +
include/sysemu/arch_init.h | 1 +
target-avr/Makefile.objs | 23 +
target-avr/cpu-qom.h | 84 +
target-avr/cpu.c | 602 ++++++
target-avr/cpu.h | 237 +++
target-avr/cpugen/CMakeLists.txt | 38 +
target-avr/cpugen/README.md | 17 +
target-avr/cpugen/cpu/avr.yaml | 213 ++
target-avr/cpugen/src/CMakeLists.txt | 62 +
target-avr/cpugen/src/cpugen.cpp | 457 +++++
target-avr/cpugen/src/utils.cpp | 26 +
target-avr/cpugen/src/utils.h | 78 +
target-avr/cpugen/xsl/decode.c.xsl | 103 +
target-avr/cpugen/xsl/translate-inst.h.xsl | 118 ++
target-avr/cpugen/xsl/utils.xsl | 108 ++
target-avr/decode.inc.c | 689 +++++++
target-avr/gdbstub.c | 85 +
target-avr/helper.c | 355 ++++
target-avr/helper.h | 28 +
target-avr/machine.c | 114 ++
target-avr/translate-inst.h | 691 +++++++
target-avr/translate.c | 2911 ++++++++++++++++++++++++++++
29 files changed, 7212 insertions(+)
create mode 100644 default-configs/avr-softmmu.mak
create mode 100644 hw/avr/Makefile.objs
create mode 100644 hw/avr/sample.c
create mode 100644 target-avr/Makefile.objs
create mode 100644 target-avr/cpu-qom.h
create mode 100644 target-avr/cpu.c
create mode 100644 target-avr/cpu.h
create mode 100644 target-avr/cpugen/CMakeLists.txt
create mode 100644 target-avr/cpugen/README.md
create mode 100644 target-avr/cpugen/cpu/avr.yaml
create mode 100644 target-avr/cpugen/src/CMakeLists.txt
create mode 100644 target-avr/cpugen/src/cpugen.cpp
create mode 100644 target-avr/cpugen/src/utils.cpp
create mode 100644 target-avr/cpugen/src/utils.h
create mode 100644 target-avr/cpugen/xsl/decode.c.xsl
create mode 100644 target-avr/cpugen/xsl/translate-inst.h.xsl
create mode 100644 target-avr/cpugen/xsl/utils.xsl
create mode 100644 target-avr/decode.inc.c
create mode 100644 target-avr/gdbstub.c
create mode 100644 target-avr/helper.c
create mode 100644 target-avr/helper.h
create mode 100644 target-avr/machine.c
create mode 100644 target-avr/translate-inst.h
create mode 100644 target-avr/translate.c
--
2.7.4
- [Qemu-devel] [PATCH v18 00/13] AVR target,
Richard Henderson <=
- [Qemu-devel] [PATCH v18 03/13] target-avr: adding a sample AVR board, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 02/13] target-avr: adding AVR CPU features/flavors, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 01/13] target-avr: AVR cores support is added., Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 05/13] target-avr: adding AVR interrupt handling, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 04/13] target-avr: adding instructions encodings, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 06/13] target-avr: adding helpers for IN, OUT, SLEEP, WBR & unsupported instructions, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 09/13] target-avr: adding instruction decoder, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 12/13] target-avr: Respect .inc.c convention, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 08/13] target-avr: instruction decoder generator, Richard Henderson, 2016/09/16
- [Qemu-devel] [PATCH v18 07/13] target-avr: adding instruction translation, Richard Henderson, 2016/09/16