qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v2 ppc-for-2.9 0/6] POWER9 TCG enablements - part9


From: Nikunj A Dadhania
Subject: [Qemu-devel] [PATCH v2 ppc-for-2.9 0/6] POWER9 TCG enablements - part9
Date: Fri, 9 Dec 2016 17:47:19 +0530

This series contains 6 new instructions for POWER9 ISA3.0
     VSX Vector Insert/Extract Word
     VSX Load/Store with length

Although, lxvl/lxvll and stxvl/stxvll can be combined as single patch,
have left it for detailed commit log for instruction explanation.

Changelog:
v1:
* Combine helpers of lxvl and lxvll
* Combine helpers of stxvl and stxvll
* Rework xxextractuw and xxinsertw to simplify helper

v0:
* Fixed lxvl/lxvll and stxvl/stxvll as suggested by Richard
* Dropped mask_u128, which is not needed anymore
* Prevent UIMM > 12 in xxextractuw
* Drop xori from xsnegqp
* Rewrite xxperm/xxpermr without double copy

Nikunj A Dadhania (6):
  target-ppc: implement lxvl instruction
  target-ppc: implement lxvll instruction
  target-ppc: implement stxvl instruction
  target-ppc: implement stxvll instructions
  target-ppc: implement xxextractuw instruction
  target-ppc: implement xxinsertw instruction

 target-ppc/helper.h                 |  8 +++++
 target-ppc/int_helper.c             | 42 +++++++++++++++++++++++
 target-ppc/mem_helper.c             | 66 +++++++++++++++++++++++++++++++++++++
 target-ppc/translate/vsx-impl.inc.c | 60 +++++++++++++++++++++++++++++++++
 target-ppc/translate/vsx-ops.inc.c  | 14 ++++++++
 5 files changed, 190 insertions(+)

-- 
2.7.4




reply via email to

[Prev in Thread] Current Thread [Next in Thread]