[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH RFC v1 0/3] Enable MTTCG on PPC64
From: |
Nikunj A Dadhania |
Subject: |
[Qemu-devel] [PATCH RFC v1 0/3] Enable MTTCG on PPC64 |
Date: |
Thu, 6 Apr 2017 15:52:46 +0530 |
The series enables Multi-Threaded TCG on PPC64
Patch 01: Use atomic_cmpxchg in store conditional
02: Handle first write to page during atomic operation
03: Generate memory barriers for sync/isync and load/store conditional
Patches are based on ppc-for-2.10
Tested using following:
./ppc64-softmmu/qemu-system-ppc64 -cpu POWER8 -vga none -nographic -machine
pseries,usb=off -m 2G -smp 8,cores=8,threads=1 -accel tcg,thread=multi f23.img
Todo:
* Enable other machine types and PPC32.
* More testing for corner cases.
Nikunj A Dadhania (3):
target/ppc: Emulate LL/SC using cmpxchg helpers
cputlb: handle first atomic write to the page
target/ppc: Generate fence operations
cputlb.c | 8 +++++++-
target/ppc/translate.c | 29 ++++++++++++++++++++++++++---
2 files changed, 33 insertions(+), 4 deletions(-)
--
2.9.3
- [Qemu-devel] [PATCH RFC v1 0/3] Enable MTTCG on PPC64,
Nikunj A Dadhania <=