qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PULL 00/48] ppc-for-2.10 queue 20170426


From: no-reply
Subject: Re: [Qemu-devel] [PULL 00/48] ppc-for-2.10 queue 20170426
Date: Wed, 26 Apr 2017 02:04:01 -0700 (PDT)

Hi,

This series seems to have some coding style problems. See output below for
more information:

Message-id: address@hidden
Subject: [Qemu-devel] [PULL 00/48] ppc-for-2.10 queue 20170426
Type: series

=== TEST SCRIPT BEGIN ===
#!/bin/bash

BASE=base
n=1
total=$(git log --oneline $BASE.. | wc -l)
failed=0

# Useful git options
git config --local diff.renamelimit 0
git config --local diff.renames True

commits="$(git log --format=%H --reverse $BASE..)"
for c in $commits; do
    echo "Checking PATCH $n/$total: $(git log -n 1 --format=%s $c)..."
    if ! git show $c --format=email | ./scripts/checkpatch.pl --mailback -; then
        failed=1
        echo
    fi
    n=$((n+1))
done

exit $failed
=== TEST SCRIPT END ===

Updating 3c8cf5a9c21ff8782164d1def7f44bd888713384
From https://github.com/patchew-project/qemu
 - [tag update]      patchew/address@hidden -> patchew/address@hidden
 - [tag update]      patchew/address@hidden -> patchew/address@hidden
Switched to a new branch 'test'
c14ea42 MAINTAINERS: Remove myself from e500
cda1bcc target/ppc: Style fixes
2687a22 e500, book3s: mfspr 259: Register mapped/aliased SPRG3 user read
4d80bea target/ppc: Flush TLB on write to PIDR
803a452 spapr-cpu-core: Release ICPState object during CPU unrealization
dad1411 ppc/pnv: generate an OEM SEL event on shutdown
81fc8dc ppc/pnv: add initial IPMI sensors for the BMC simulator
59b6269 ppc/pnv: populate device tree for IPMI BT devices
9631be0 ppc/pnv: populate device tree for serial devices
0aa29fe ppc/pnv: populate device tree for RTC devices
38cf1ba ppc/pnv: scan ISA bus to populate device tree
77a98a6 ppc/pnv: enable only one LPC bus
a4448e0 ppc/pnv: Add support for POWER8+ LPC Controller
052c6f8 spapr: remove the 'nr_servers' field from the machine
930053d target/ppc: Fix size of struct PPCElfPrstatus
75df6b3 ipmi: introduce an ipmi_bmc_gen_event() API
235eb1b ipmi: introduce an ipmi_bmc_sdr_find() API
6c4b8b9 ipmi: provide support for FRUs
375940e ipmi: use a file to load SDRs
5d70630 ppc: add IPMI support
8e07169 ppc/pnv: Add OCC model stub with interrupt support
8f049fd ppc/pnv: Add cut down PSI bridge model and hookup external interrupt
8b50fc4 ppc/pnv: add memory regions for the ICP registers
afea407 ppc/pnv: add a helper to calculate MMIO addresses registers
053cc96 ppc/pnv: create the ICP object under PnvCore
77454c6 ppc/pnv: extend the machine with a InterruptStatsProvider interface
27496fd ppc/pnv: extend the machine with a XICSFabric interface
cb60b41 ppc/pnv: add a PnvICPState object
b3e42b8 ppc/xics: add a realize() handler to ICPStateClass
43fa3d7 spapr: allocate the ICPState object from under sPAPRCPUCore
55519e0 spapr: move the IRQ server number mapping under the machine
59bca08 ppc/xics: introduce an 'intc' backlink under PowerPCCPU
caae2a9 target/ppc: Add ibm, processor-radix-AP-encodings for TCG
4469965 spapr_pci: Removed unused include
dfa9faf spapr_pci: Warn when RAM page size is not enabled in IOMMU page mask
05faf4f target-ppc/kvm: Enable in-kernel TCE acceleration for multi-tce
808e8c1 spapr: Workaround for broken radix guests
7c423a7 spapr: Enable ISA 3.0 MMU mode selection via CAS
17d2c76 spapr: move spapr_populate_pa_features()
a9df275 target/ppc: Implement H_REGISTER_PROCESS_TABLE H_CALL
b3a9436 target/ppc: Add new H-CALL shells for in memory table translation
29faef3 target-ppc: support KVM_CAP_PPC_MMU_RADIX, KVM_CAP_PPC_MMU_HASH_V3
b8e28f8 spapr: Add ibm, processor-radix-AP-encodings to the device tree
e8e32b8 target-ppc: kvm: make use of KVM_CREATE_SPAPR_TCE_64
b2f1c56 hw/ppc/pnv: Classify the "PowerNV Chip" devices as CPU devices
4d69a70 ppc/spapr: QOM'ify sPAPRRTCState
d7091e1 pseries: Add pseries-2.10 machine type
1bc859f target/ppc: Improve accuracy of guest HTM availability on P8s

=== OUTPUT BEGIN ===
Checking PATCH 1/48: target/ppc: Improve accuracy of guest HTM availability on 
P8s...
Checking PATCH 2/48: pseries: Add pseries-2.10 machine type...
Checking PATCH 3/48: ppc/spapr: QOM'ify sPAPRRTCState...
Checking PATCH 4/48: hw/ppc/pnv: Classify the "PowerNV Chip" devices as CPU 
devices...
Checking PATCH 5/48: target-ppc: kvm: make use of KVM_CREATE_SPAPR_TCE_64...
Checking PATCH 6/48: spapr: Add ibm, processor-radix-AP-encodings to the device 
tree...
Checking PATCH 7/48: target-ppc: support KVM_CAP_PPC_MMU_RADIX, 
KVM_CAP_PPC_MMU_HASH_V3...
Checking PATCH 8/48: target/ppc: Add new H-CALL shells for in memory table 
translation...
Checking PATCH 9/48: target/ppc: Implement H_REGISTER_PROCESS_TABLE H_CALL...
Checking PATCH 10/48: spapr: move spapr_populate_pa_features()...
Checking PATCH 11/48: spapr: Enable ISA 3.0 MMU mode selection via CAS...
Checking PATCH 12/48: spapr: Workaround for broken radix guests...
Checking PATCH 13/48: target-ppc/kvm: Enable in-kernel TCE acceleration for 
multi-tce...
Checking PATCH 14/48: spapr_pci: Warn when RAM page size is not enabled in 
IOMMU page mask...
Checking PATCH 15/48: spapr_pci: Removed unused include...
Checking PATCH 16/48: target/ppc: Add ibm, processor-radix-AP-encodings for 
TCG...
Checking PATCH 17/48: ppc/xics: introduce an 'intc' backlink under PowerPCCPU...
Checking PATCH 18/48: spapr: move the IRQ server number mapping under the 
machine...
Checking PATCH 19/48: spapr: allocate the ICPState object from under 
sPAPRCPUCore...
Checking PATCH 20/48: ppc/xics: add a realize() handler to ICPStateClass...
Checking PATCH 21/48: ppc/pnv: add a PnvICPState object...
Checking PATCH 22/48: ppc/pnv: extend the machine with a XICSFabric interface...
Checking PATCH 23/48: ppc/pnv: extend the machine with a InterruptStatsProvider 
interface...
Checking PATCH 24/48: ppc/pnv: create the ICP object under PnvCore...
Checking PATCH 25/48: ppc/pnv: add a helper to calculate MMIO addresses 
registers...
Checking PATCH 26/48: ppc/pnv: add memory regions for the ICP registers...
Checking PATCH 27/48: ppc/pnv: Add cut down PSI bridge model and hookup 
external interrupt...
Checking PATCH 28/48: ppc/pnv: Add OCC model stub with interrupt support...
Checking PATCH 29/48: ppc: add IPMI support...
Checking PATCH 30/48: ipmi: use a file to load SDRs...
Checking PATCH 31/48: ipmi: provide support for FRUs...
Checking PATCH 32/48: ipmi: introduce an ipmi_bmc_sdr_find() API...
Checking PATCH 33/48: ipmi: introduce an ipmi_bmc_gen_event() API...
Checking PATCH 34/48: target/ppc: Fix size of struct PPCElfPrstatus...
Checking PATCH 35/48: spapr: remove the 'nr_servers' field from the machine...
Checking PATCH 36/48: ppc/pnv: Add support for POWER8+ LPC Controller...
Checking PATCH 37/48: ppc/pnv: enable only one LPC bus...
Checking PATCH 38/48: ppc/pnv: scan ISA bus to populate device tree...
Checking PATCH 39/48: ppc/pnv: populate device tree for RTC devices...
Checking PATCH 40/48: ppc/pnv: populate device tree for serial devices...
Checking PATCH 41/48: ppc/pnv: populate device tree for IPMI BT devices...
Checking PATCH 42/48: ppc/pnv: add initial IPMI sensors for the BMC simulator...
Checking PATCH 43/48: ppc/pnv: generate an OEM SEL event on shutdown...
Checking PATCH 44/48: spapr-cpu-core: Release ICPState object during CPU 
unrealization...
Checking PATCH 45/48: target/ppc: Flush TLB on write to PIDR...
Checking PATCH 46/48: e500, book3s: mfspr 259: Register mapped/aliased SPRG3 
user read...
ERROR: space prohibited between function name and open parenthesis '('
#51: FILE: target/ppc/translate_init.c:1643:
+static void gen_spr_usprg3 (CPUPPCState *env)

total: 1 errors, 0 warnings, 28 lines checked

Your patch has style problems, please review.  If any of these errors
are false positives report them to the maintainer, see
CHECKPATCH in MAINTAINERS.

Checking PATCH 47/48: target/ppc: Style fixes...
Checking PATCH 48/48: MAINTAINERS: Remove myself from e500...
=== OUTPUT END ===

Test command exited with code: 1


---
Email generated automatically by Patchew [http://patchew.org/].
Please send your feedback to address@hidden

reply via email to

[Prev in Thread] Current Thread [Next in Thread]