[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 05/11] target/openrisc: add numcores and coreid suppo
From: |
Stafford Horne |
Subject: |
[Qemu-devel] [PULL 05/11] target/openrisc: add numcores and coreid support |
Date: |
Mon, 1 May 2017 08:14:19 +0900 |
These are used to identify the processor in SMP system. Their
definition has been defined in verilog cores but it not yet part of the
spec but it will be soon.
The proposal for this is available:
https://openrisc.io/proposals/core-identifier-and-number-of-cores
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Stafford Horne <address@hidden>
---
target/openrisc/sys_helper.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/target/openrisc/sys_helper.c b/target/openrisc/sys_helper.c
index 6ba8162..e13666b 100644
--- a/target/openrisc/sys_helper.c
+++ b/target/openrisc/sys_helper.c
@@ -233,6 +233,12 @@ target_ulong HELPER(mfspr)(CPUOpenRISCState *env,
case TO_SPR(0, 64): /* ESR */
return env->esr;
+ case TO_SPR(0, 128): /* COREID */
+ return 0;
+
+ case TO_SPR(0, 129): /* NUMCORES */
+ return 1;
+
case TO_SPR(1, 512) ... TO_SPR(1, 512+DTLB_SIZE-1): /* DTLBW0MR 0-127 */
idx = spr - TO_SPR(1, 512);
return env->tlb->dtlb[0][idx].mr;
--
2.9.3
- [Qemu-devel] [PULL 00/11] Fixes and features for OpenRISC, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 01/11] MAINTAINERS: Add myself as openrisc maintainer, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 02/11] target/openrisc: Implement EVBAR register, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 03/11] target/openrisc: Implement EPH bit, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 04/11] target/openrisc: Fixes for memory debugging, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 05/11] target/openrisc: add numcores and coreid support,
Stafford Horne <=
- [Qemu-devel] [PULL 06/11] migration: Add VMSTATE_UINTTL_2DARRAY(), Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 08/11] migration: Add VMSTATE_STRUCT_2DARRAY(), Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 07/11] target/openrisc: implement shadow registers, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 09/11] target/openrisc: Implement full vmstate serialization, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 10/11] target/openrisc: Remove duplicate features property, Stafford Horne, 2017/04/30
- [Qemu-devel] [PULL 11/11] target/openrisc: Support non-busy idle state using PMR SPR, Stafford Horne, 2017/04/30
- Re: [Qemu-devel] [PULL 00/11] Fixes and features for OpenRISC, no-reply, 2017/04/30