qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] e1000e migration


From: Dmitry Fleytman
Subject: Re: [Qemu-devel] e1000e migration
Date: Sun, 14 May 2017 16:14:22 +0300

Hello Dave,

We are trying to reproduce this issue on our systems but with no luck so far…

From what you describe it looks like some bit in ICR is not being cleared by 
the driver.
This usually means that this bit should never be set in that specific interrupt 
mode.

Could you please check which bit is not cleared and who sets it?

Regards,
Dmitry

> On 11 May 2017, at 15:36 PM, Dr. David Alan Gilbert <address@hidden> wrote:
> 
> Hi Dmitry,
>  Have you seen any problems with e1000e migration under windows?
> I've got a repeatable case where after migration with e1000e windows
> hangs/almost hangs.
>  I'm seeing the e1000e generate interrupts at a very very high
> rate (maybe ~1000 second ish?) after migration.
> 
>  Some versions of qemu do it and some dont, but my attempts
> at bisection lead me to code that should be irrelevant.
> 
> Prior to migration I see:
> 
> address@hidden:e1000e_irq_pending_interrupts ICR PENDING: 0x100000 (ICR: 
> 0x80100082, IMS: 0x1f00004)
> address@hidden:e1000e_irq_pending_interrupts ICR PENDING: 0x0 (ICR: 
> 0x80000082, IMS: 0x1a00004)
> address@hidden:e1000e_irq_pending_interrupts ICR PENDING: 0x0 (ICR: 
> 0x80000082, IMS: 0x1f00004)
> address@hidden:e1000e_irq_pending_interrupts ICR PENDING: 0x0 (ICR: 
> 0x80000082, IMS: 0x1a00004)
> address@hidden:e1000e_irq_pending_interrupts ICR PENDING: 0x0 (ICR: 
> 0x80000082, IMS: 0x1f00004)
> 
> which I think the ICR means:
>      31 - int asserted
>      20 - RxQ0 - receive queue 0 interrupt
>      7  - RXT0 - receiver timer interrupt
>      1  - TXQE - Transmit Queue empty
> 
> after migration it varies more, I'm seeing mostly:
> address@hidden:e1000e_irq_pending_interrupts ICR PENDING: 0x1000000 (ICR: 
> 0x815000c2, IMS: 0x1a00004)
>      31 - int asserted
>      24 - 'Other'
>      22 - TxQ0 interrupt
>      20 - RxQ0 interrupt
>      07 - RXT0 Receiver timer interrupt
>      06 - RX0 - Receiver overrun
>      01 - TXQE - Transmit queue empty
> 
> For reference this is https://bugzilla.redhat.com/show_bug.cgi?id=1447935
> 
> Dave
> --
> Dr. David Alan Gilbert / address@hidden / Manchester, UK




reply via email to

[Prev in Thread] Current Thread [Next in Thread]