[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 7/8] target/s390x: Allow to enable "idtes" feature fo
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PULL 7/8] target/s390x: Allow to enable "idtes" feature for TCG |
Date: |
Sat, 15 Jul 2017 07:30:49 -1000 |
From: David Hildenbrand <address@hidden>
STFL bit 4 and 5 are just indications to the guest, which TLB entries an
IDTE call will clear. These are performance indicators for the guest.
STFL bit 4:
INVALIDATE DAT TABLE ENTRY (IDTE) performs
the invalidation-and-clearing operation by
selectively clearing TLB segment-table entries
when a segment-table entry or entries are
invalidated. IDTE also performs the clearing-by-
ASCE operation. Unless bit 4 is one, IDTE simply
purges all TLBs. Bit 3 is one if bit 4 is one.
We can simply set STFL bit 4 ("idtes") and still purge the complete TLB.
Purging more than advertised is never bad. E.g. Linux doesn't even care
about this bit. We can optimized this later.
This is helpful, as the z9 base model contains this facility.
STFL bit 5 (clearing TLB region-table-entries) was never implemented on
real HW, therefore we can simply ignore it for now.
Signed-off-by: David Hildenbrand <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
target/s390x/cpu_models.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/target/s390x/cpu_models.c b/target/s390x/cpu_models.c
index 9e9e649..f4f73b8 100644
--- a/target/s390x/cpu_models.c
+++ b/target/s390x/cpu_models.c
@@ -779,6 +779,7 @@ static void add_qemu_cpu_model_features(S390FeatBitmap fbm)
{
static const int feats[] = {
S390_FEAT_DAT_ENH,
+ S390_FEAT_IDTE_SEGMENT,
S390_FEAT_STFLE,
S390_FEAT_EXTENDED_IMMEDIATE,
S390_FEAT_EXTENDED_TRANSLATION_2,
--
2.9.4
- [Qemu-devel] [PULL 0/8] target/s390x tcg improvements, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 3/8] target/s390x: Tidy SRST, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 2/8] target/s390x: Implement CONVERT UNICODE insns, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 1/8] target/s390x: Implement CSST, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 4/8] target/s390x: Implement SRSTU, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 5/8] target/s390x: Implement TRTR, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 7/8] target/s390x: Allow to enable "idtes" feature for TCG,
Richard Henderson <=
- [Qemu-devel] [PULL 6/8] target/s390x: Mark ETF3 and ETF3_ENH facilities as available, Richard Henderson, 2017/07/15
- [Qemu-devel] [PULL 8/8] target/s390x: Fix risbg handling, Richard Henderson, 2017/07/15
- Re: [Qemu-devel] [PULL 0/8] target/s390x tcg improvements, Peter Maydell, 2017/07/17