[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v4 0/8] Add the ZynqMP PMU and IPI
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH v4 0/8] Add the ZynqMP PMU and IPI |
Date: |
Tue, 17 Oct 2017 10:29:41 -0700 |
This series adds the ZynqMP Power Management Unit (PMU) machine with basic
functionality.
The machine only has the
- CPU
- Memory
- Interrupt controller
- IPI device
connected, but that is enough to run some of the ROM and firmware
code on the machine
The series also adds the IPI device and connects it to the ZynqMP ARM
side and the ZynqMP PMU. These IPI devices don't connect between the ARM
and MicroBlaze instances though.
V4:
- Rename the ZCU102 machine to just ZynqMP
- Rename the PMC SoC to "xlnx,zynqmp-pmu-soc"
- Move the IPI device to the machine instead of the SoC
V3:
- Add the interrupt controller
- Replace some of the error_fatals with errp
- Fix the PMU CPU name
Alistair Francis (8):
xlnx-zynqmp-pmu: Initial commit of the ZynqMP PMU
xlnx-zynqmp-pmu: Add the CPU and memory
aarch64-softmmu.mak: Use an ARM specific config
xlnx-pmu-iomod-intc: Add the PMU Interrupt controller
xlnx-zynqmp-pmu: Connect the PMU interrupt controller
xlnx-zynqmp-ipi: Initial version of the Xilinx IPI device
xlnx-zynqmp-pmu: Connect the IPI device to the PMU
xlnx-zynqmp: Connect the IPI device to the ZynqMP SoC
default-configs/aarch64-softmmu.mak | 1 +
default-configs/microblaze-softmmu.mak | 1 +
hw/arm/Makefile.objs | 2 +-
hw/arm/xlnx-zynqmp.c | 14 +
hw/display/Makefile.objs | 2 +-
hw/dma/Makefile.objs | 2 +-
hw/intc/Makefile.objs | 2 +
hw/intc/xlnx-pmu-iomod-intc.c | 554 +++++++++++++++++++++++++++++++++
hw/intc/xlnx-zynqmp-ipi.c | 377 ++++++++++++++++++++++
hw/microblaze/Makefile.objs | 1 +
hw/microblaze/xlnx-zynqmp-pmu.c | 204 ++++++++++++
include/hw/arm/xlnx-zynqmp.h | 2 +
include/hw/intc/xlnx-pmu-iomod-intc.h | 58 ++++
include/hw/intc/xlnx-zynqmp-ipi.h | 57 ++++
14 files changed, 1274 insertions(+), 3 deletions(-)
create mode 100644 hw/intc/xlnx-pmu-iomod-intc.c
create mode 100644 hw/intc/xlnx-zynqmp-ipi.c
create mode 100644 hw/microblaze/xlnx-zynqmp-pmu.c
create mode 100644 include/hw/intc/xlnx-pmu-iomod-intc.h
create mode 100644 include/hw/intc/xlnx-zynqmp-ipi.h
--
2.11.0
- [Qemu-devel] [PATCH v4 0/8] Add the ZynqMP PMU and IPI,
Alistair Francis <=
- [Qemu-devel] [PATCH v4 1/8] xlnx-zynqmp-pmu: Initial commit of the ZynqMP PMU, Alistair Francis, 2017/10/17
- [Qemu-devel] [PATCH v4 3/8] aarch64-softmmu.mak: Use an ARM specific config, Alistair Francis, 2017/10/17
- [Qemu-devel] [PATCH v4 2/8] xlnx-zynqmp-pmu: Add the CPU and memory, Alistair Francis, 2017/10/17
- [Qemu-devel] [PATCH v4 7/8] xlnx-zynqmp-pmu: Connect the IPI device to the PMU, Alistair Francis, 2017/10/17
- [Qemu-devel] [PATCH v4 5/8] xlnx-zynqmp-pmu: Connect the PMU interrupt controller, Alistair Francis, 2017/10/17
- [Qemu-devel] [PATCH v4 6/8] xlnx-zynqmp-ipi: Initial version of the Xilinx IPI device, Alistair Francis, 2017/10/17
- [Qemu-devel] [PATCH v4 4/8] xlnx-pmu-iomod-intc: Add the PMU Interrupt controller, Alistair Francis, 2017/10/17