[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH-2.12 v3 0/3] Update the reset values of the Xilinx Z
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH-2.12 v3 0/3] Update the reset values of the Xilinx ZynqMP QSPI |
Date: |
Tue, 12 Dec 2017 10:54:11 -0800 |
Update the reset values of the Xilinx ZynqMP QSPI device to match the
resister spec here:
https://www.xilinx.com/html_docs/registers/ug1087/ug1087-zynq-ultrascale-registers.html
V3:
- Match documented name
V2:
- Don't double set registers
Based-on: address@hidden
Alistair Francis (3):
xilinx_spips: Update the QSPI Mod ID reset value
xilinx_spips: Set all of the reset values
xilinx_spips: Use memset instead of a for loop to zero registers
hw/ssi/xilinx_spips.c | 45 +++++++++++++++++++++++++++++++------------
include/hw/ssi/xilinx_spips.h | 2 +-
2 files changed, 34 insertions(+), 13 deletions(-)
--
2.14.1
- [Qemu-devel] [PATCH-2.12 v3 0/3] Update the reset values of the Xilinx ZynqMP QSPI,
Alistair Francis <=